Hostname: page-component-848d4c4894-5nwft Total loading time: 0 Render date: 2024-06-11T23:19:11.360Z Has data issue: false hasContentIssue false
  • English
  • Français

Evaluation Of 2.0 nm Grown and Deposited Dielectrics in 0.1 μm PMOSFETs

Published online by Cambridge University Press:  10 February 2011

A. Srivastava ,
H. H. Heinisch ,
E. Vogel ,
C. Parker ,
C. M. Osburn ,
N. A. Masnari ,
J. J. Wortman  and
J. R. Hauser
A. Srivastava
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
H. H. Heinisch
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
E. Vogel
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
C. Parker
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
C. M. Osburn
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
N. A. Masnari
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
J. J. Wortman
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
J. R. Hauser
Affiliation:
Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27606.
Get access

Abstract

The quality and composition of ultra-thin 2.0 nm gate dielectrics advocated for the 0.1 μm technology regime is expected to significantly impact gate tunneling currents, P+-gate dopant depletion effects and boron penetration into the substrate in PMOSFETs. This paper presents a comparative assessment of alternative grown and deposited gate dielectrics in sub-micron fabricated devices. High quality rapid-thermal CVD oxides and oxynitrides are examined as alternatives to conventional furnace grown gate oxides. An alternative gate process using in-situ boron doped and RTCVD deposited poly-Si is explored. PMOSFETs with Leff down to 0.06 μm were fabricated using a 0.1 μm technology. Electrical characterization of fabricated devices revealed excellent control of gate-boron depletion with the in-situ gate deposition process in all devices. Boron penetration of 2.0 nm gate oxides was effectively controlled by the use of a lower temperature RTA process. The direct tunneling leakage, although significant at these thicknesses, was less than 1 mA/cm2 at Vd = −1.2 V for all dielectrics. MOSFETs with comparable drive currents and excellent junction and off-state leakages were obtained with each dielectric.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 525: Symposium W – Rapid Thermal & Integrated Processing VII , 1998 , 163
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Kuroi, T., Shimuzu, S., Ogino, S., Teramoto, A., Shirahata, M., Okumura, T., Inuishi, M., and Miyoshi, M., 1996 VLSI Tech. Symp. Dig., p. 210, 1996.Google Scholar
2. Taur, Y., Buchanan, D., Chen, W., Frank, D., Ismail, K., Lo, S.-H., Sai-Halasz, G., Viswanathan, R., Wann, H.-J., Wind, S. and Wong, H.-S., IEEE Proceedings, vol.85, no. 4, p. 484, 1997.Google Scholar
3. Fair, R.B., Proceedings of the 6th International Symposium on ULSI Science and Technology, Electrochemical Society, PV 97–3, p.247, 1997 Google Scholar
4. Nakayama, S. and Sakai, T., 1996 VLSI Tech. Symp. Dig., p.228, 1996.Google Scholar
5. Maiti, B., Tobin, P.J., Misra, V., Hegde, R.I., Ried, K.G. and Gelatos, C., 1997 IEDM Tech. Dig., p.651, 1997 Google Scholar
6. Wu, Y. and Lucovsky, G., accepted for publication in Proceedings of The International Reliability Physics Symposium, 1998.Google Scholar
7. Takayanagi-Takagi, M., Yoshimura, H. and Toyoshima, Y., 1997 IEDM Tech. Dig., p. 235, 1997 Google Scholar
8. Nulman, J., Krusius, J. P. and Gat, A., EDL-6, p.205, 1985.Google Scholar
9. Xu, X., Kuehn, R., Wortman, J. and Ozturk, M.C., Applied Phys Lett., 60, p.3063, 1992.Google Scholar
10. Acker, A.R., Mirabedini, M.R., Hughes, M.C., Craig, S.A., Heinisch, H.H., Venables, D. and Wortman, J.J., accepted for presentation at the 193rd General Meeting of The Electrochemical Society, San Diego, 1998.Google Scholar
11. CVC C-V Analysis Program, © 1997, John Hauser, North Carolina State University, Raleigh, NC.Google Scholar
12. McLarty, P. K., Wart, V.H.C., Kirkpatrick, B., Vogel, E. and Wortman, J. J., Proceedings of the 4th International Symposium on Silicon Nitride and Silicon Dioxide Thin Insulating Films, ECS Spring Meeting, 1997.Google Scholar
13. Momose, H.S., Ono, M., Yoshitomi, T., Ohguro, T., Nakamura, S., Saito, M. and Iwai, H., IEEE Trans. El. Dev., vol.43, no.8, p. 1233, 1996 Google Scholar
14. Semiconductor Industry Association, San Jose, CA, “The National Technology Roadmap for Semiconductors”.Google Scholar