Skip to main content

A Comparison of N+ type and P+ type Polysilicon Gate in High Speed Non-Volatile Memories

  • Moon Kyung Kim (a1), SooDoo Chae (a2), Chung Woo Kim (a3), Jo-won Lee (a4) and Sandip Tiwari (a5)...

The polarity of gates and the threshold voltages are primary parameters that determine the electric fields in the gate stack region of non-volatile memories. This field is central to programming, retention and the other characteristics of the devices. We have investigated the effect of the gate polysilicon polarity, experimentally, for silicon-oxide-nitride-oxide-silicon (SONOS) memory devices on silicon-on-insulator (SOI) wafers. An ultra-thin oxide-nitride-oxide (ONO) film with high trap density and strong localization of the trapping provides the scalability and retention in our structures. The effect of ONO film, grown and deposited and of doping was simulated and characterized. Retention is affected by the electric field between the control gate and the storage node. Our experiments and simulations verify the consequences of different polarity of control gates through the change in electric field that they cause in retention and erase times for n+ and p+ polysilicon gate SONOS memories is verified through the characteristic energies of the processes.

Hide All
1.Mielke, N., Fazio, A., and Liou, H., “Reliability comparison of FLOTOX and textured polysilicon EEPROM's,” Proc, Int. Rel. Phys.Symp.,p.85, 1987.
2.Tiwari, S., Rana, F., Hanafi, H., Hartstein, A., Crabbé, E. F., and Chan, K., “A silicon nanocrystals based memory”, Appl. Phys. Lett. 68, 1377, 1996.
3.Libsch, F. R. and White, M. H., “Charge Transport and Storage of Low Programming Voltage SONOS/MONOS Memory Devices,” Solid State Electronics. vol.33, No.1, p.105126, 1990.
4.French, M. L., Chen, C. Y., Sathianathan, H. and White, M. H., “Design and Scaling of a SONOS Multidielectric Device for Nonvolatile Memory Applications,” IEEE Trans. Components, Packaging and Manufacturing Technology, Part A, Vol.17, p390, 1994.
5.Nasyrov, K.A., Kim, Moon Kyung, Chae, H.S., Chae, S.D., Lee, J.-W., and Kim, B.M., “Charge Transport Mechanism in Metal-Nitride-Oxied-Silicon Structures,” IEEE Electron Device Letters, Vol. 23, No.6, p. 336, June 2002.
6.Wann, C. and Hu, C., “High endurance ultra-thin tunnel oxide for dynamic memory application,” Tech. Dig of IEDM, p.867870, 1995.
Recommend this journal

Email your librarian or administrator to recommend adding this journal to your organisation's collection.

MRS Online Proceedings Library (OPL)
  • ISSN: -
  • EISSN: 1946-4274
  • URL: /core/journals/mrs-online-proceedings-library-archive
Please enter your name
Please enter a valid email address
Who would you like to send this to? *



Full text views

Total number of HTML views: 0
Total number of PDF views: 3 *
Loading metrics...

Abstract views

Total abstract views: 56 *
Loading metrics...

* Views captured on Cambridge Core between September 2016 - 18th March 2018. This data will be updated every 24 hours.