Hostname: page-component-8448b6f56d-c47g7 Total loading time: 0 Render date: 2024-04-16T03:32:05.342Z Has data issue: false hasContentIssue false
  • English
  • Français

Device Structures and Charicterization of one Tansistor Ferroelectric Memory Devices

Published online by Cambridge University Press:  01 February 2011

Tingkai Li ,
Sheng Teng Hsu ,
Bruce Ulrich  and
Dave Evans
Tingkai Li
Affiliation:
Sharp Laboratory of America, Inc. 5700 NW Pacific Rim Blvd. Camas, WA 98607Tli@Sharplabs.com
Sheng Teng Hsu
Affiliation:
Sharp Laboratory of America, Inc. 5700 NW Pacific Rim Blvd. Camas, WA 98607Tli@Sharplabs.com
Bruce Ulrich
Affiliation:
Sharp Laboratory of America, Inc. 5700 NW Pacific Rim Blvd. Camas, WA 98607Tli@Sharplabs.com
Dave Evans
Affiliation:
Sharp Laboratory of America, Inc. 5700 NW Pacific Rim Blvd. Camas, WA 98607Tli@Sharplabs.com
Get access

Abstract

One-transistor (1T) memory devices with MFIS (Metal, Ferroelectrics, Insulator, Silicon) and MFMIS (Metal, Ferroelectrics, Metal, Insulator, Silicon) structures have been widely studied. These memory devices exhibit memory working functions but very poor retention properties. Three possible mechanisms are responsible for the poor retention of 1 T ferroelectric memories: namely, charges trapping within the gate oxide and ferroelectric film, floating gate effect, and the depolarization field. In order to overcome these problems, a novel ferroelectric transistor design using a semiconductive oxide film in place of the gate dielectric has been fabricated. The device structures are Pt/PGO/InO2/Si (MFSoxS) and Pt/PGO/Ir/InO2/Si (MFMSoxS). There is no insulator in the gate stack. These device structures do not have floating gate and the depolarization field is very low. Therefore, the memory retention time can be very long. In this paper, we report the device structures, integration processes and the working properties with improved retention properties of the Pt/PGO/InO2/Si (MFSoxS) and Pt/PGO/Ir/InO2/Si (MFMSoxS) devices.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 830: Symposium D – Materials and Processes for Nonvolatile Memories , 2004 , D2.10
Copyright
Copyright © Materials Research Society 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Tokumitsu, Eisuke, Fujii, Gen and Ishiwara, H., Jpn. J. Appl. Phys. vol. 39, no. 4B, pp. 2125–2130, 2000.Google Scholar
2. Li, Tingkai, Hsu, Sheng Teng, Ulrich, Bruce etc. Appl. Phys. Lett. 79 (11) 1661 (2001).Google Scholar
3. Li, Tingkai, Hsu, Sheng Teng, Ulrich, Bruce D., Stecker, Lisa, Evans, David R., Lee, Jong J., IEEE Electron Device Letters, vol. 23, no. 6, pp. 339–341, 2002.Google Scholar
4. Tingkai, Li, Hsu, Sheng Teng, Ulrich, Bruce D., Evans, David R., IEEE Transaction on Electron Devices, vol. 50, No. 11, 2280 (2003).Google Scholar
5. Ishiwara, H. and Park, B.E, in Proc. Mater. Res. Soc. Symp., vol 748, pp 297, 2003.Google Scholar
6. Li, Tingkai, Hsu, Sheng Teng, Ulrich, Bruce D., Stecker, Lisa, Evans, David R., Jpn. J. Appl. Phys. vol. 41, no. 11B, pp. 6890–6894, 2002.Google Scholar
7. Arimoto, Y. and Ishiwara, H., MRS Bulletin, vol.29 no.11, 823, 2004 Google Scholar