Hostname: page-component-8448b6f56d-jr42d Total loading time: 0 Render date: 2024-04-19T20:58:04.034Z Has data issue: false hasContentIssue false
  • English
  • Français

Optical Interconnect Components for Wafer Level Heterogeneous Hyper-Integration

Published online by Cambridge University Press:  17 March 2011

P. D. Persans ,
M. Ojha ,
R. J. Gutmann ,
J.-Q. Lu ,
A. Filin  and
J. Plawsky
P. D. Persans
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
M. Ojha
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
R. J. Gutmann
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
J.-Q. Lu
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
A. Filin
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
J. Plawsky
Affiliation:
Focus Research Center: Interconnections for Gigascale Integration Rensselaer Polytechnic Institute, Troy, New York 12180, U.S.A
Get access

Abstract

Optical waveguides for three-dimensionally stacked chip fabrication technologies, in which optical connection between layers plays a central role, are described. CMOS-compatible approaches to optical via and waveguide fabrication are addressed. Detailed modeling is used for design optimization and also addresses how manufacturing variations from ideal design may affect device performance.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 812: Symposium F – Materials, Technology and Reliability for Advanced Interconnects and Low-k Dielectrics-2004 , 2004 , F6.11
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Lu, J.-Q., Kwon, Y., McMahon, J.J., Jindal, A., Altemus, B., Cheng, D., Eisenbraun, E., Cale, T.S., and Gutmann, R.J., in Proceedings of 20th International VLSI Multilevel interconnection Conference (VMIC 2003), edited by Wade, T., IMIC, 2003, pp. 227–236.Google Scholar
2. Gutmann, R.J., Lu, J.-Q., Pozder, S., Kwon, Y., Jindal, A., Celik, M., McMahon, J.J., Yu, K. and Cale, T.S., in Advanced Metallization Conference in 2003 (AMC 2003), Eds. Ray, G.W., Smy, T., Ohta, T. and Tsujimura, M., MRS, 2004, pp. 19–26.Google Scholar
3. Lu, J.-Q., Jindal, A., Persans, P.D. Cale, T.S., and Gutmann, R.J., in 2003 International Conference on Compound Semiconductor Manufacturing Technology, GaAs MANTECH 2003 Scottsdale, pp. 91–94.Google Scholar
4. Ponoth, S., Agarwal, N. T., Persans, P. D., and Plawsky, J. L., J. Vac. Soc. Tech. B 21, 1240, (2003).CrossRefGoogle Scholar
5. Ponoth, S., Agarwal, N. T., Persans, P. D., and Plawsky, J. L., Mat. Res. Soc. Symp. Proc. 744 (2003).Google Scholar
6. Ponoth, S., Ph.D. Thesis, Rensselaer Polytechnic Institute (2003)Google Scholar