Hostname: page-component-76fb5796d-25wd4 Total loading time: 0 Render date: 2024-04-25T16:31:18.455Z Has data issue: false hasContentIssue false
  • English
  • Français

Electrical Test Sites for AMLCD-TFT Array Process Characterization

Published online by Cambridge University Press:  10 February 2011

E.G. Colgan ,
R.J. Polastre ,
M. Takeichi  and
R. L. Wisnieff
E.G. Colgan
Affiliation:
IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, ecolgan@ibm.us.com
R.J. Polastre
Affiliation:
IBM T.J. Watson Research Center, Yorktown Heights, NY 10598
M. Takeichi
Affiliation:
TFT Array Process Engineering, IBM Japan, Yasu, Japan
R. L. Wisnieff
Affiliation:
IBM T.J. Watson Research Center, Yorktown Heights, NY 10598
Get access

Abstract

Electrical test structures provide a method of rapid and low cost end-of-process metrology for both materials properties and specific process information. We have demonstrated the use of electrical test structures for monitoring key process parameters such as line width, edge taper width, layer-to-layer alignment, and data metal coverage over topography. These results are compared with those from traditional metrology methods and in all cases, the correlation was good, demonstrating that electrical test structures have sufficient accuracy for process control applications. For the structures used, the line width, edge taper width, and layer-to-layer alignment electrical measurements have uncertainties of less than 0.1 micron. A novel capacitance method was used for layer-to-layer alignment measurements and a combination of resistive and capacitive line width measurements were used to electrically determine the gate metal taper width. The test structures are all compatible with typical thin film transistor array processing.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 508: Symposium B – Flat Panel Display Materials - 1998 , January 1998 , 79
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Bartelink, D.J., J. Vac. Sci. Technol. B 12(4), pp.2785–2794, (1994).Google Scholar
2. Buehler, M.G., in VLSI Electronics: Microstructure Science” Vol. 6, edited by Einspruch, N.G. and Larrabee, G.B. (Academic Press, New York, 1983), Chapter 9.Google Scholar
3. Linholm, L.W., Allen, R.A., and Cresswell, M.W., in Handbook of Critical Dimension Metrology and Process Control edited by Monahan, K.M., Critical Reviews of Optical Science and Technology Vol. CR52 (SPIE Optical Engineering Press, Bellingham WA, 1994). pp. 91–118 Google Scholar
4. Thomas, D.R., US Patent 3,974,433 (August 1976).Google Scholar
5. Colgan, E.G. et al. , “A 10.5-inch diagonal SXGA active matrix display”, in press, IBM Journal Research & Development, Vol. 42(3-4) (1998).Google Scholar
6. Awamura, D., Ode, T., and Yonezawa, M., Proc. SPIE Vol. 921, pp.388–394 (1988).Google Scholar
7. Colgan, E.G., Polastre, R.J., Takelchi, M., and Wisnieff, R.L., “TFT Process Characterization Test Structures”, in press, IBM Journal Research & Development, Vol. 42(3-4), (1998).Google Scholar
8. Kawai, S., Takagi, N., Kodama, T., Asama, K., and Yanagisawa, S., Tech. Dig. Society Information Displays, pp. 42–43 (1982).Google Scholar