Hostname: page-component-7c8c6479df-995ml Total loading time: 0 Render date: 2024-03-29T11:52:26.440Z Has data issue: false hasContentIssue false

Temperature Effect on Vapor Phase Etching of Ground Silicon Substrate and Surface Morphology

Published online by Cambridge University Press:  15 March 2011

Yifei He
Affiliation:
General Semiconductor, Inc., Westbury, NY 11590, U.S.A.
Gregory Zakaluk
Affiliation:
General Semiconductor, Inc., Westbury, NY 11590, U.S.A.
Get access

Abstract

We have been using the low-cost method of fabrication of epitaxial wafer for discrete devices for many years. This low-cost operation is done by eliminating the conventional but costly polishing procedure, instead of using grinding, cleaning and etching processes prior to epitaxy growth. The etching step is needed to remove any residual grinding scratches and possible remaining contamination. In this study, etching is accomplished with HCl gas at a temperature range from 1120 to 1150 °C, at atmospheric pressure. The surface analysis and inspection techniques were used to test residual grinding scratch removal and point defect density. It is found that the temperature effect on the etch rate is small, but the surface morphology with ground pattern is very sensitive to the etching temperature. The study revealed the presence of regions of temperature which the silicon surface has a minimum of grinding scratches and little etch pits. The etching temperature has strong effect on the substrate surface thereby strongly impacting subsequent epitaxial layer morphology. The different morphologies and their temperature dependence can be explained on the basis of the thermodynamics of the surface and role of surface diffusion and evaporation.

Type
Research Article
Copyright
Copyright © Materials Research Society 2000

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Zakaluk, G., Garbis, D., Chan, J., Latza, J., and LaTerza, L., U.S. Patent No. 5,360,509 (1994).Google Scholar
2. Putte, P., Giling, L. and Bloem, J., J. Cryst. Growth, 41, 133 (1977).Google Scholar
3. Kuyer, J., Giling, L. and Bloem, J., J. Cryst. Growth, 22, 29 (1974).Google Scholar
4. Lang, G., Stavish, D., RCA Rev., 24, 488 (1963).Google Scholar
5. Estek, Instrument System Division, ESTEK Applications Manual, Level 1 (1987)Google Scholar
6. Tanaka, S., Umbach, C., Blakely, J., J. Vac Sci. Technol. A 15, 1345 (1997)Google Scholar