Hostname: page-component-8448b6f56d-tj2md Total loading time: 0 Render date: 2024-04-20T02:44:31.866Z Has data issue: false hasContentIssue false
  • English
  • Français

3-D Integration Latest Developments at LETI

Published online by Cambridge University Press:  26 February 2011

Barbara Charlet
Barbara Charlet*
Affiliation:
barbara.charlet@cea.fr, CEA, LETI/DIHS, 17, rue des Martyrs, Grenoble, 38054, France, +33438784757, +33438782434
Get access

Abstract

We review the latest 3-D integration developments performed in LETI, giving some devices integration examples and discussing the achieved performances. Direct bonding and layer transfer (smart cut™) is now largely used to process innovative substrates like: SOI, SSOI, GeOI, … and others. This type of new substrate can play a crucial role in 3D structure integration and can answer the requirements for new challenging performances.

3-D integration approach has been used and will be presented in the following topics: advanced packaging by neo-wafers, chip to wafers integration, hetero-structures integration and wafer to wafer concept (front and back-end application). The examples of neo-wafer rebuilding for advanced packaging, the hetero- structure achieved by chip-to-wafer or wafer-to-wafer bonding and front-end and back-end architecture are discussed regarding the 3-D integration challenging requirements. The challenging cases of wafer-level integrated demonstrators for high density 3D inter-chips connections and wireless interconnections are presented. For some examples we give also the first electrical performances achieved with representative demonstrators.

Keywords

microelectronicspackagingmicrostructure
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 970: Symposium Y – Enabling Technologies for 3-D Integration , 2006 , 0970-Y01-05
Copyright
Copyright © Materials Research Society 2007

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Garrou, Philip, “Future ICs go vertical” Semiconductor International ( Feb. 2005)Google Scholar
[2] Guarini, K. et al., “The impact of wafer-level layer transfer on high performance devices and circuits for 3-D IC fabrication” International Symposium on Thin Film Materials, Process an Reliability, PV 2003–13, p. 3790, (ECS 2003).Google Scholar
[3] Souriau, J-Ch., Lignier, O., Charrier, M., Poupon, G., “Wafer Level Processing Of 3D System In Package For RF And Data Applications”, ECTCE – 2005, ( 2005)Google Scholar
[4] Cioccio, L.Di, Migette, M., Zussy, M. et al., Proceedings of the 2nd Workshop on Wafer Bonding for MEMS Technology, p. 13, Halle Germany (2006).Google Scholar
[5] Moriceau, H. et al., Th International Symposium on Semiconductor Wafer Bonding, ECS proceedings PV 2003 – 19 p. 49 and p. 101 (2003)Google Scholar
[6] Kostrzewa, M., Cioccio, L.Di, Zussy, M., Roussin, J. C., Fedeli, J. M., Kernevez, N., Regreny, P., Lagahe-Blanchard, Ch., Aspar, B., InP dies transferred onto silicon substrate for optical interconnects application, Electronics Letters, In press, 2005 Google Scholar
[7] Cioccio, L.Di, Jalaguier, E., Letertre, F., Compound Semiconductor Heterostructures by Smart-Cut™: SiC On Insulator, QUASIC™ Substrates, InP and GaAs Heterostructures on Silicon, Wafer Bonding – Applications and Technology, Materials Science, Springer 2004, (2004)Google Scholar
[8] Maszara, W.P. et al., J. Appl. Phys., No.64,, p. 4943, (1988)Google Scholar
[9] Widiez, J., Daugé, F., Vinet, M. et al., Proceedings of IEEEInt. SOI Conference, p. 185, (2004)Google Scholar
[10] Vinet, M. et al., Planar Double Gate CMOS transistors with 40nm metal gate for multipurpose applications, SSDM (2004)Google Scholar
[11] Thorsten, Matthias, Lindner, Paul, Pelzr, Rainer, Wimplinger, Marcus, “Trends in aligned wafer bonding for MEMS and IC wafer-level packaging and interconnect technologies – IWLPC 2004, San Jose, Oct10–12,(2004)Google Scholar
[12] Fitzgerald, E.A. et al. - Mat. Science & Eng. B, p.124–125 (2005)Google Scholar
[13] Schaper, Leonard W., Burkett, Susan L., Spiesshoefer, Silke, Vangara, Gowtham V., Rahman, Ziaur and Polamreddy, Swetha, Architectural implications and process development of 3D VLSI Z-axis interconnects using through Silicon Vias – IEEE Transaction on advanced packaging, vol. 28, No. 3, (August 2005).Google Scholar
[14] Burns, James A., Chen, Chenson K., et al. A wafer-scale 3D circuit integration technology. IEEE Transaction on Electron Devices, vol.53 N° 10, October ( 2006) p. 2507–2516.Google Scholar
[15] Charlet, Barbara, Cioccio, Léa. di, Dechamp, Jérôme et al., Chip-to-chip interconnections based on the wireless capacitive coupling for 3D integration - Microelectronic Engineering 83(2006) p.2195–2199 Google Scholar
[16] Fazzi, A., Mangani, L., Mirandola, M., Charlet, B., Jung, E., Canegallo, R. and Guerrieri, R., 3D Capacitive Interconnections for Wafer-Level and Die-level assembly - submitted to IEEE Journal of Solid-State Circuits – to be published.Google Scholar