Nonvolatile Memory Observed in Chromium-Doped SrTiO₃ Single Crystals

Materials that exhibit reversible resistive switching are potential candidates for random-access memory (RAM). Various metal-insulator-metal-oxide structures display switching and show memory retention of more than 18 months. Y. Watanabe and colleagues, members of the IBM research team at Zurich Research Laboratory, examined single crystals of one such oxide, Cr-doped SrTiO₃. Using these single crystals as a model system, the researchers determined that microstructural defects in the thin films are not a significant contribution to the switching effect. Instead, the researchers conclude that a bulk electronic change is necessary for memory switching to occur.

As reported in the June 4 issue of Applied Physics Letters, at 4 K the crystal has an initial resistance of 1 Ω up to 100 V. Sweeping to 200 V causes a drop in resistance leading to a hysteretic current-voltage characteristic. Stressing the crystal with pulsed or dc voltage causes an additional resistance drop by several orders of magnitude. This creates a conductive state which allows for memory switching. By applying a positive voltage pulse, the oxide is switched to a low-impedance state with a resistance of 500 Ω. Applying a negative voltage erases the "information" written to the device and switches the oxide back to a high-impedance state with a resistance of 5000 Ω. This effect is also seen at room temperature. Once the conductive state is established, the switching behavior of the single crystal is reproducible. After more than 10⁶ read pulses, no change in the readout signal was seen, indicating that these single-crystal oxides have the potential to be alternative nonvolatile RAM.

The conductive state is created by exposing the insulating crystal to high voltages. During temperature cycling experiments, the low state tended to change to the high state. This suggests to the researchers that the conductive state originates from an excessive amount of injected carriers. This was verified by Cr-doped SrZrO₃ thin-film experiments. A good scaling of the current versus electrode area from 0.5 mm square to 100 mm square is observed, which indicates to the researchers that this is not a defect-dominated process. The researchers said that the high resistance of the single crystal at low voltages confirms that the bulk determines the current flow across the insulator and that the transition to the conductive state originates from a change in the bulk property.

Jennifer L. Burris

(Pb, Sr)TiO₃ Thin Films Prepared by LSMCD as Potential DRAM Materials

Researchers at the Department of Chemical Engineering at the Korean Advanced Institute of Science and Technology and Samsung Electronics Co. have prepared high-quality thin films of (Pb, Sr)TiO₃ (PST) on Si wafers and Pt-coated Si wafers by liquid source misted chemical deposition (LSMCD). Seong I. Woo and co-workers found that LSMCD produced high-quality films that exhibited a high dielectric constant, good paraelectricity, and low dielectric loss after annealing at a relatively low temperature of 550°C. According to the researchers, these properties make the "PST thin film a promising material for ULSI-DRAM [ultralarge-scale integration dynamic random-access memory] capacitors and other microelectronic device applications."

As reported in the May 2001 issue of Chemistry of Materials, the researchers used lead acetate, strontium acetate, and titanium isopropoxide as the metallic precursors for the film. A solution of the precursors in acetic acid and 1-butanol was mixed using an ultrasonic nebulizer and the mist transported to the deposition chamber by a stream of argon. The films were grown on Si(100) wafers and Si(100) wafers coated with 100 nm of Pt. The films were baked at 400°C for 10 min and annealed between 500°C and 700°C for 5 min. All heat treatment was performed in air. Films with thicknesses of 60, 90, and 130 nm were prepared.

Scanning electron micrographs of the PST films revealed smooth, dense, and uniform surfaces devoid of any gaps or cracks. X-ray diffraction and Auger electron spectroscopy also showed that the polycrystalline film exhibited uniform grain size and composition throughout its thickness. Wavelength dispersive spectroscopy was used to confirm that the composition of the film was identical to the composition of the precursor solution used for misting.

Measuring the capacitance and current as functions of applied voltage in the PST showed that the films exhibited paraelectric behavior, low leakage currents, and high dielectric constants. The researchers predict that the leakage current and paraelectricity in the films could be further improved by postannealing under oxygen and reducing the amount of Pb in the films, respectively. The electrical properties measured for the PST films compare favorably to those of (Ba,Sr)TiO₃ (BST) films, which are considered the most promising material for ULSI-DRAM capacitors. The BST films, however, must be annealed at 700°C while PST films can be annealed at 550°C. This reduction of annealing temperature is important in electronics fabrication because high annealing temperatures can damage sensitive electronic components.

Gregory Khitrov

Self-Assembled Diblock Copolymers Applied in Semiconductor Capacitor Fabrication

Advances in microfabrication technologies over the last few years have allowed reductions in the physical size of integrated-circuit (IC) components. Shrinking the size of the memory cell has facilitated dynamic random-access memory (DRAM) chips with near-gigabit storage capacities while maintaining similar sizes to their 1-MB