Skip to content
Register Sign in Wishlist

Systematic Design of Analog CMOS Circuits
Using Pre-Computed Lookup Tables


  • Date Published: October 2017
  • availability: In stock
  • format: Hardback
  • isbn: 9781107192256

£ 75.00

Add to cart Add to wishlist

Other available formats:

Looking for an inspection copy?

This title is not currently available on inspection

Product filter button
About the Authors
  • Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.

    • Presents an efficient methodology for the sizing of analog integrated circuits leveraging classical circuit analysis results
    • Emphasizes compatibility with nanoscale CMOS, systematic design thinking and design for reuse
    • Supported by forty-five worked examples and downloadable MATLAB code
    Read more

    Reviews & endorsements

    'Analog design generates insight, but requires expertise. To build up such expertise, analytic models are used to create design procedures. Indeed, analytic models easily allow device sizing from specifications. They lack accuracy, however. The models of present-day nanometer MOS transistors have become rather complicated. On the other hand SPICE simulations do provide the required accuracy but don't generate as much insight. The use of SPICE-generated lookup tables, as described in this book, provides an excellent compromise. The accuracy is derived from SPICE, and the design procedure itself is made through MATLAB employing parameters like gm/ID. As a result, a considerable amount of intuition can be built up. Such design procedure is highly recommended to whoever wants to gain insight by doing analog design, without losing the accuracy of real SPICE simulations.' Willy Sansen, Katholieke Universiteit Leuven, Belgium

    'With the advent of sub-micron MOS transistors more than two decades ago, traditional design based on the square-law model is no longer adequate. Alternatives such as 'tweaking' with SPICE or relying on more sophisticated device models do not provide the circuit insight necessary for optimized design or are too mathematically complex. The design methodology presented in this book overcomes these shortcomings. A focus on fundamental design parameters - dynamic range, bandwidth, power dissipation - naturally leads to optimized solutions, while relying on transistor data extracted with the simulator ensures agreement between design and verification. Comprehensive design examples of common blocks such as OTAs show how to readily apply these concepts in practice. This book fixes what has been broken with analog design for more than twenty years. I recommend it to experts and novices alike.' Bernhard Boser, University of California, Berkeley

    'The authors present a clever solution to capture the precision of the best MOSFET models, current or future, in a comprehensive and efficient design flow compatible with nanometric CMOS processes. In this book, you will also enjoy a wealth of invaluable information to deepen your analog design skills.' Yves Leduc, Polytech Nice-Sophia, France

    'Jespers and Murmann have taken a hard look at a notoriously thorny problem and produced a work of great clarity and practical value. This book will be a tremendous help to analog designers of all experience levels.' Joel Dawson, Massachusetts Institute of Technology

    See more reviews

    Customer reviews

    Not yet reviewed

    Be the first to review

    Review was not posted due to profanity


    , create a review

    (If you're not , sign out)

    Please enter the right captcha value
    Please enter a star rating.
    Your review must be a minimum of 12 words.

    How do you rate this item?


    Product details

    • Date Published: October 2017
    • format: Hardback
    • isbn: 9781107192256
    • length: 338 pages
    • dimensions: 253 x 179 x 20 mm
    • weight: 0.83kg
    • contains: 209 b/w illus. 45 tables
    • availability: In stock
  • Table of Contents

    1. Introduction
    2. Basic transistor modeling
    3. Basic sizing using the gm/ID methodology
    4. Noise, distortion, and mismatch
    5. Practical circuit examples I
    6. Practical circuit examples II.

  • Resources for

    Systematic Design of Analog CMOS Circuits

    Paul G. A. Jespers, Boris Murmann

    General Resources

    Find resources associated with this title

    Type Name Unlocked * Format Size

    Showing of

    Back to top

    This title is supported by one or more locked resources. Access to locked resources is granted exclusively by Cambridge University Press to lecturers whose faculty status has been verified. To gain access to locked resources, lecturers should sign in to or register for a Cambridge user account.

    Please use locked resources responsibly and exercise your professional discretion when choosing how you share these materials with your students. Other lecturers may wish to use locked resources for assessment purposes and their usefulness is undermined when the source files (for example, solution manuals or test banks) are shared online or via social networks.

    Supplementary resources are subject to copyright. Lecturers are permitted to view, print or download these resources for use in their teaching, but may not change them or use them for commercial gain.

    If you are having problems accessing these resources please contact

  • Authors

    Paul G. A. Jespers, Université Catholique de Louvain, Belgium
    Paul G. A. Jespers is a Professor Emeritus of the Université Catholique de Louvain, Belgium and a Life Fellow of the Institute of Electrical and Electronics Engineers (IEEE).

    Boris Murmann, Stanford University, California
    Boris Murmann is a Professor of Electrical Engineering at Stanford University, California, and a Fellow of the Institute of Electrical and Electronics Engineers (IEEE).

Sign In

Please sign in to access your account


Not already registered? Create an account now. ×

Sorry, this resource is locked

Please register or sign in to request access. If you are having problems accessing these resources please email

Register Sign in
Please note that this file is password protected. You will be asked to input your password on the next screen.

» Proceed

You are now leaving the Cambridge University Press website. Your eBook purchase and download will be completed by our partner Please see the permission section of the catalogue page for details of the print & copy limits on our eBooks.

Continue ×

Continue ×

Continue ×

Find content that relates to you

Join us online

This site uses cookies to improve your experience. Read more Close

Are you sure you want to delete your account?

This cannot be undone.


Thank you for your feedback which will help us improve our service.

If you requested a response, we will make sure to get back to you shortly.

Please fill in the required fields in your feedback submission.