High Frequency VCO Design

Outline

- VCO fundamentals
- Low-noise LC VCO topologies
- VCO design methodology
- Examples of VCOs above 10 GHz
- CMOS VCO Design Scaling over Frequency

VCO Fundamentals: oscillator model



- Amplifier with selective (positive) feedback or
- Negative resistance single-port in parallel with resonant tank

Oscillation condition: linear feedback model

 Amplifier with (selective) feedback model Barkhausen's (or Nyquist's) criterion

$$V_{osc} = \frac{A(V_{osc}, \omega)}{1 - \beta(V_{osc}, \omega) A(V_{osc}, \omega)} V_{i}$$

 $|\beta(\omega_{\rm osc})A(0)| > 1; |\beta(\omega_{\rm osc})A(V_{\rm osc})| = 1; \quad \mathsf{PHASE}[\beta(\omega_{\rm osc})A] = 360^{\circ}$

 The amplitude of the oscillation is stabilized by the nonlinearity of the transistors in the amplifier

Example: Cross-coupled oscillator



Example: 60 GHz in 65-nm CMOS



• $J_{opt} = 0.15 \text{ mA}/\mu\text{m},$

Note: In reality Q= 2-3 at 60 GHz

$$C = \frac{1}{L(2\pi f_{osc})^{2}} = \frac{1}{5 \times 10^{-11} (6.28 \times 6 \times 10^{10})^{2}} = 141 \text{fF}$$
$$W > \frac{1}{(g'_{m} - g'_{o})Q\omega_{osc}L} = \frac{1}{0.0008 \times 10 \times 6.28 \times 6 \times 10^{10} \times 5 \times 10^{-11}} = 6.63 \,\mu m$$

Oscillation condition: negative resistance model

Negative resistance single-port model

 $\left|\mathsf{R}_{\mathsf{G}}(\mathbf{0})\right| \! > \! \mathbf{3} \, \mathsf{R}_{\mathsf{L}}(\boldsymbol{\omega}_{\mathsf{osc}}); \quad \mathsf{R}_{\mathsf{G}}(\mathsf{V}_{\mathsf{osc}}) \! + \! \mathsf{R}_{\mathsf{L}}(\boldsymbol{\omega}_{\mathsf{osc}}) \! = \! \mathbf{0}; \quad \mathsf{X}_{\mathsf{G}}(\mathsf{V}_{\mathsf{osc}}, \boldsymbol{\omega}_{\mathsf{osc}}) \! + \! \mathsf{X}_{\mathsf{L}}(\boldsymbol{\omega}_{\mathsf{osc}}) \! = \! \mathbf{0}$

 $\left| \mathsf{G}_{\mathsf{G}}(\mathbf{0}) \right| > 3 \, \mathsf{G}_{\mathsf{L}}(\omega_{\mathsf{osc}}); \quad \mathsf{G}_{\mathsf{G}}(\mathsf{V}_{\mathsf{osc}}) + \mathsf{G}_{\mathsf{L}}(\omega_{\mathsf{osc}}) = \mathbf{0}; \quad \mathsf{B}_{\mathsf{G}}(\mathsf{V}_{\mathsf{osc}}, \omega_{\mathsf{osc}}) + \mathsf{B}_{\mathsf{L}}(\omega_{\mathsf{osc}}) = \mathbf{0}$



The amplitude is stabilized by the nonlinearity of the negative resistance device

Methods to generate negative resistance



- Adding reactive elements at appropriate transistor terminals (three topologies above)
- Cross-coupled structure with positive feedback

Example: 60-GHz VCO in 65-nm CMOS

- Assume W=50 μ m, g_m= 50mS, C_{qs} =30fF, C_{qd}=15fF
- Calculate L min for Gate-GND inductance

$$L > \frac{1}{(6.28 \times 6 \times 10^{10})^2 (15 + 30) \times 10^{-15}} = 156.51 \, \text{pH}$$

 $L = 0.3 nH => R = -50.77 Ohm (but R_s + R_a = 8 Ohm)$

VCO Fundamentals: resonators

- High Q (>1000) but not yet integrated in ICs
 - Dielectric puck (high ε_{R}) -add varactor
 - ferroelectric materials "hot" for tunable resonators
 - Magnetic & widely (octave) tunable:
 - Ferrite YIG (yittrium-iron-garnet) sphere
 - MSW (magnetostatic wave) thin film
- Low Q (<100) affording integration in ICs
 - Lumped LC tunable with varactor C
 - T-line with varactor loading for tunability

Resonator models



ω



(a)

For inductor: $R_{p} = \omega_{1}LQ$

VCO Fundamentals: phase noise definition



- Phase noise is a measure of oscillator stability and refers to short-term random fluctuations in *f* or ϕ
- Phase noise is defined as the single-sideband power at a frequency offset f_m from the carrier frequency f_o measured in a 1Hz band compared to the carrier power

Phase noise as frequency modulation

• The output voltage of the oscillator can be expressed as:

$$v_{o}(t) = V_{osc} cos[\omega_{osc}t + \theta(t)]$$

where $\theta(t)$ represents the random phase fluctuation Small phase fluctuations can be represented as:

resulting in
$$\theta(t) = \frac{\Delta f}{f_m} \sin \omega_m t = \theta_p \sin \omega_m t$$

 $\mathbf{v}_{o}(t) = \mathbf{V}_{osc} \left[\cos(\omega_{osc}t) \cos[\theta_{p}\sin(\omega_{osc}t)] - \sin(\omega_{osc}t) \sin[\theta_{p}\sin(\omega_{osc}t)] \right]$

$$\mathbf{v}_{o}(t) \approx \mathbf{V}_{osc} \left\{ \cos(\omega_{osc}t) - \frac{\theta_{p}}{2} \left[\cos[(\omega_{osc} + \omega_{m})t] - \cos[(\omega_{osc} - \omega_{m})t] \right] \right\}$$

Phase noise as noise mixing



VCO Fundamentals: Leeson's phase noise model (Pozar Ch. 12.3, pp.594-599)



Leeson's phase noise formula $P_{noise} = \langle \theta_{out}, \theta_{out} \rangle = \langle \theta_m, \theta_m \rangle \left[1 + \left(\frac{f_{OSC}}{2f_m Q_L} \right)^2 \right]$ $\mathcal{L}(\mathbf{f}_m) = \frac{P_{noise}}{P_{AVS}} = \frac{\frac{1}{2} \left(\frac{V_{osc} \theta_p}{2} \right)^2}{\frac{1}{2} V_{osc}^2} = \frac{\theta_p^2}{4} = \frac{\theta_{rms}^2}{2} = \frac{FkT \Delta f}{2P_{avs}} \left[1 + \left(\frac{f_{osc}}{2Q_L f_m} \right)^2 \right] \left(1 + \frac{f_{corner}}{f_m} \right)$

- Q_L = resonator loaded Q; P_{avs} = average signal power
- P_{noise} = noise power in a single sideband of 1 Hz

- F = transistor (amplifier) noise factor with respect to resonator impedance @ resonance
- f_{corner} = flicker noise corner frequency
- Δf = noise measurement bandwidth = 1 Hz

Leeson's phase noise formula

Indicates that there can be 4 regions in the L(f) characteristics:



Phase noise contributors

- Resonator *Q*. Higher is better.
- Oscillation amplitude. Higher is better.
- Transistor noise. Lower is better.
- Amplitude limitation mechanism (linearity). Avoid HBT saturation.
- Bias supply, current tail & tuning control noise. (differential control and topology is better).
- Buffer amplifier (load) noise. Loading the tank directly is bad for noise.

VCO Fundamentals: frequency tuning

Want tunable oscillators:

$$\omega_{\rm osc} = \omega_0 + K_{\rm VCO} V_{\rm cont}$$

- $\omega_2 \omega_1 = \text{tuning range}$
- $V_2 V_1 = \text{control range}$



VCO Fundamentals: specification

- Center frequency: f_{osc}
- Tuning range: $(f_2 f_1)/f_{osc}$
 - large to cover process variation
 - small to reduce phase noise
 - K_{vco} increases with center frequency and lower supply voltage. So does phase noise.
 - Want constant K_{vco} over tuning range in PLL design
- Tuning linearity (important for PLLs)
 - Can use linearization techniques

RF VCO Fundamentals: specification

- Phase noise (dBc/Hz)
 - translates in jitter
 - easier to measure than jitter
- Output amplitude/power
 - larger is better to reduce noise
 - trade-off with supply voltage and power
 - May vary across tuning range (bad)
- Power dissipation

22

RF VCO Fundamentals: specification

- Supply rejection: pushing
 - Iower is better
 - differential topology helps
 - Common mode rejection helps
- Load mismatch rejection: pulling
 - Iower is better
 - Improved by better transistor isolation and/or buffer amplifier between VCO and load
- VCO figures of merit

$$FoM_{1} = \left(\frac{f_{osc}}{f_{m}}\right)^{2} \frac{1}{L(\Delta f)P_{DC}}$$

 $FoM_{2} = \left(\frac{f_{osc}}{f_{m}}\right)^{2} \frac{P_{AVS}}{L(\Delta f)P_{DC}}$

 $\frac{\varDelta\,\omega_{\rm osc}}{\varDelta\,\Gamma_{\rm L}}$

$$\frac{\Delta \omega_{\rm osc}}{\Delta {\rm V}_{\rm supply}}$$

Outline

- VCO fundamentals
- Low-noise LC VCO topologies
- VCO design methodology
- Examples of VCOs above 10 GHz
- CMOS VCO Design Scaling over Frequency

LC VCO topologies

- Selective feedback (L, C, Transformer):
 - Colpitts (2C + 1L)
 - Clapp (2C+1LC)
 - Armstrong (1C + xfmr)
 - Hartley (1C + 2L)
- Negative g_m or cross-coupled with tuned amplifier and unity feedback.

LC VCO topologies: Selective feedback





 $\frac{G_m}{G_0} = -\left(1 + \frac{B_1}{B_3}\right) = \frac{B_1}{B_2} \qquad \qquad \frac{1}{B_1} + \frac{1}{B_2} + \frac{1}{B_3} = 0$

Colpitts topology

- Use feedback or negative resistance model
- R_{s} is the loss resistance of the inductor



Colpitts topology

- Analysis at oscillation condition is carried out using large signal equivalent model for transistor
- *G_m* is the large signal transconductance
- V_1 is the amplitude of the voltage across C_1
- I_{BIAS} is the transistor bias current

$$\frac{G_{m}}{\omega_{osc}^{2}C_{1}C_{2}} = R_{s} \text{ or } G_{m}R_{P} = \frac{(C_{1}+C_{2})^{2}}{C_{1}C_{2}} \ge 4 \qquad \frac{1}{f_{osc}} = 2\pi\sqrt{L\left[C_{gd}+\frac{C_{1}C_{2}}{C_{1}+C_{2}}\right]} \approx 2\pi\sqrt{\frac{LC_{1}C_{2}}{C_{1}+C_{2}}}$$

 $\mathbf{C_1}\!\gg\!\mathbf{C}_{\!\pi}(\mathbf{C}_{\!\mathsf{gs}})$ to avoid pushing

$$L(f_{m}) = \frac{|I_{n}|^{2}}{V_{osc}^{2}} \times \frac{1}{f_{m}^{2}} \times \frac{1}{C_{1}^{2} \left(\frac{C_{1}}{C_{2}} + 1\right)^{2}}$$

 $G_m \approx \frac{2I_{BIAS}}{V_1}$

LC VCO topologies: Selective feedback

- To reduce noise, V₁ and V₂ should be as large as possible (limited by transistor breakdown)
- V_{osc} can be larger than the supply voltage but not larger than the transistor breakdown voltage
- V₁ depends on inductor (tank) Q and bias current

$$\frac{G_{m}}{\omega_{osc}(C_{1}+C_{2})} = \frac{1}{Q} \quad V_{1} \approx \frac{2 I_{BIAS} Q}{\omega_{osc}(C_{1}+C_{2})} \quad V_{osc} = V_{1} \left(1 + \frac{C_{1}}{C_{2}}\right) = \frac{2 I_{BIAS} Q}{C_{2} \omega_{osc}}$$
$$L(f_{m}) = \frac{|I_{n}|^{2}}{V_{osc}^{2}} \times \frac{1}{f_{m}^{2}} \times \frac{1}{C_{1}^{2} \left(\frac{C_{1}}{C_{2}} + 1\right)^{2}} = \frac{|I_{n}|^{2} \omega_{osc}^{2}}{I_{BIAS}^{2} f_{m}^{2} 4 Q^{2}} \frac{C_{2}^{2}}{C_{1}^{2}} \times \frac{1}{\left(\frac{C_{1}}{C_{2}} + 1\right)^{2}}$$

Other selective feedback topologies



SiGe HBT: differential Colpitts topology



- Negative resistance transistors $Q_{1,2}$ also act as buffer -> low noise.
- HBT sized and biased for optimal noise
- Emitter degeneration R_F for linearity
- Operation on 2^{nd.} harmonic of the LCvaractor tank is possible (push-push)

L. Dauphinee, M.Copeland, ISCC 1997.

LC VCO topologies: Cross-coupled

- Works well with both MOSFETs and HBTs
- Favoured in MOSFET implementations
- Oscillation condition: $(g_m R_p)^2 > 1$

$$G_m \approx \frac{4 I_{BIAS}(M1)}{V_{out}}$$



Cross-coupled VCO topology (cont.)



 Transistors sized & biased at minimum noise current density and optimal noise match to tank impedance. In HBT case must use de-coupling caps for separately biasing the bases of M1 and M2

MOS cross-coupled VCO topology (cont.)



• $V_{osc} = I_{SS}R_{p}$, No built-in load buffering. Buffer amplifier loads tank.

- Differential tuning control to reduce noise.
- Highest frequency: 300 GHz in 65-nm CMOS [B. Razavi JSSC 2011].

Cross-coupled VCO topology: symmetrical



- p-MOSFET and n-MOSFET crosscoupled pair to balance the output signal shape and reduce 1/f noise which is severe in MOSFET implementations
- Swing is (almost) rail to rail.
- Maximum frequency limited by p-MOSFET performance.
- Poor power supply rejection unless current source is introduced.

SiGe HBT Colpitts topology improvements (C. Lee et al. CSICS-2004)



Add inductive peaking to improve gain at HF.

Replace current source tails with resistor R_B and capacitor C_B to reduce noise at DC and $2f_{osc}$ (Winkler, ISSCC-2003, and RFIC 2003)

Replace resistive R_{E} with inductive emitter degeneration and add $L_{E_{2}}$ to reduce noise at f_{osc} and $2f_{osc}$ respectively (Li et al. JSSC Feb. 2003)

$$\frac{1}{2\pi\sqrt{L_{E1}C_{var}}} > f_{osc} \text{ and } \frac{1}{2\pi\sqrt{L_{E2}C_{var}}} < f_{osc}$$

Add common base output buffer to improve isolation to load (Li et al. JSSC Feb. 2003)

Apply control voltage differentially.

Quadrature VCOs: Cross-coupled



- Two, weakly-coupled VCOs.
- Output signals are 90° out of phase (in theory): inv. with inductive load
- Both tanks operate slightly off resonance hence noisier than single tank VCOs
- Frequency control implemented in current tails such that amplitude does not change with oscillation frequency
- Coupling must be at least 25%
- 8-phase topologies possible (see J.Lee & Razavi ISSCC 2003)

High Q resonator VCO topologies (hybrid ICs)



- Reflection line
 - negative resistance (common base/gate) transistor
 - resonator magnetically coupled to emitter/source t-line
 - Negative resistance model is preferred in analysis

$$R \approx \frac{1}{g_m} - \frac{\omega^2 L_B}{\omega_T}$$

High Q resonator VCO topologies (hybrid ICs)

- Feedback
 - DR= dielectric resonator
 - MSW=magnetostatic wave

resonator



Clapp, crystal, DR oscillator topology

Infineon, IEEE BCTM 2008

Outline

- VCO fundamentals
- Low-noise LC VCO topologies
- VCO design methodology
- Examples of VCOs above 10 GHz.
- CMOS VCO design scaling over frequency

Colpitts VCO design methodology (as LNA)

Design philosophy

- Maximize oscillation amplitude V_{osc} on tank at resonance because it will minimize phase noise.
 - i.e. set V_{osc} as the largest possible voltage allowed by the technology/power supply

Tradeoff:

- technology/power supply L(f_m) = $\frac{|I_n|^2}{V_{osc}^2} \times \frac{1}{f_m^2} \times \frac{1}{C_1^2} \left(\frac{C_1}{C_2} + 1\right)^2$ Low-power (maximum L, lowest bias current) or $C_1^2 \left(\frac{C_1}{C_2} + 1\right)^2$
- Low-phase noise (lowest L, high bias current)

$$L(f_{m}) = \frac{|I_{n}|^{2} \omega_{osc}^{2}}{|I_{BIAS}^{2} 4 Q^{2}} \frac{|C_{2}|^{2}}{|C_{1}|^{2}} \times \frac{1}{\left(\frac{|C_{1}|}{|C_{2}|^{2}} + 1\right)^{2}}$$

Nallatamby et al., IEEE-trans. MTT, 2003 where I_{n} is the total noise current of transistor

VCO design methodology: Low power

 P_{DC} is known, hence, in addition to V_{OSC} , I_{BIAS} is set. (1)Bias transistor at J_{OPT} to minimize phase noise:

$$W = I_{BIAS}/J_{OPT}; A_{E} = I_{BIAS}/J_{OPT}$$

(2) $R_{PMIN} L_{MIN}$ can now be calculated (cross-coupled)

$$R_{PMIN} = \frac{V_{OSC}}{2I_{BIAS}} \qquad L_{MIN} = \frac{R_{PMIN}}{Q\omega_{OSC}} = \frac{V_{OSC}}{2I_{BIAS}Q\omega_{OSC}}$$
(3) Calculate $C_{eq} \qquad C_{eq} = \frac{1}{\omega_{OSC}^2 L}$

VCO design methodology: Low phase noise

(1) Select L as small as possible.

(2) Once L is selected, C_{eq} is known and assuming Q determined by the back-end, R_{p} is also known.

(3) Since R_P and V_{osc} are known, the minimum value of G_m can be estimated $(C + C)^2$

$$\frac{G_m}{\omega_{osc}^2 C_1 C_2} = \frac{R_P}{Q^2} = S \quad G_m R_P = \frac{(C_1 + C_2)^2}{C_1 C_2} \ge 4$$

and an initial guess on I_{BIAS} can be made assuming $C_1 = C_2 = 2C_{eq}$
$$G_m \approx \frac{2I_{BIAS}}{V_1} = \frac{2I_{BIAS} \left(1 + \frac{C_1}{C_2}\right)}{V_{OSC}} = 2\frac{I_{BIAS}}{V_{OSC}} C_1 L \, \omega_{osc}^2$$

(4) Bias at J_{OPT} for minimum phase noise => W, A_E

VCO design methodology: Low phase noise (ii)

(5) Select
$$C_1 = C'_1 + C_{gs(be)} >> C_{gs(be)}$$

$$C_{eq} = C'_{gd}W + \frac{(C'_{1} + C'_{gs}W)(C'_{2} + C'_{sb}W)}{C'_{1} + C'_{2} + (C'_{gs} + C'_{sb})W}$$

$$C_{eq} = C_{bc} + \frac{(C'_{1} + C_{be})C'_{2}}{C'_{1} + C'_{2} + C_{be}}$$

(6) Iterate (3) - (5) to account for layout parasitics.

Colpitts VCO – Design (continued)

- Choose L_s large (AC open)
- Add R_{ss} , C_{ss} and L_{ss} for bias and noise de-coupling
- V_{CTRL} can be digital (DCO)

Design Example: 80-GHz Colpitts DCO

 $C_{T} = (2^{n} - 1)C_{MIN} + (C - C_{MIN})(b_{0} + b_{1}2^{1} + b_{2}2^{2} + \dots + b_{n-1}2^{n-1})$

[M. Khanpour, M.A.Sc. Thesis, Univ. of Toronto, 2008]

Design optimization

Simulated vs. meas. tuning curve

48

DCO Measurements: PN, Pushing

Phase noise: -85 dBc/Hz to -92 dBc/Hz @1MHz Pushing < 100 MHz/V

Cross-coupled VCO – Design

- Choose L_{TANK}
 - Bias transistors at optimum noise current density (0.15 mA/ μ m)
 - Size transistors to provide adequate negative resistance
 - Calculate C_{VAR} from operating frequency
- Provide buffer to "shelter" tank
- V_{CTRL} can be digital (DCO)

Frequency scaling

Frequency Scaling

Same applies to cross-coupled VCO

For the same V_{osc} , transistor size and bias current must remain constant

VCO test structures in 180-nm, 90-nm, 65-nm CMOS (digital back-end) $\overrightarrow{*}^{8}$ $\overrightarrow{*}^{2}$ $\overrightarrow{*}^{1.6}$

Colpitts	90-nm	90-nm	180-nm	180-nm	90-nm	90-nm	65-nm
VCO	10 GHz	80GHz	25 GHz	50 GHz	50 GHz	80 GHz	80 GHz
L _{TANK} [pH]	435	50	200	100	100	60	40
C ₁ [fF]	800	100	100	50	50	35	80
C _{VAR} [fF]	800	100	100	50	50	35	80
W _f [um]	1	1	2	2	2	2	0.8
N _f	100	60	40	20	20	16	76

N_f does not scale with L and C at very high frequency because of parasitic gate and source resistances

VCO test structures (ii)

	*	8	*	2	÷]	l .6	
Colpitts	90-nm	90-nm	180-nm	180-nm	90-nm	90-nm	65-nm
VCO	10 GHz	80GHz	25 GHz	50 GHz	50 GHz	80 GHz	80 GHz
f _{osc} (GHz)	10-12	74-80	23-24.5	49-50.5	49-54	80-85	79-84
W _f (μm)	1	1	2	2	2	2	0.8
P _{DC} (mA)	36	37.5	86.4	57.6	50	37.5	74(32)
P _{out} (dBm)	4	-13.6	-1	-9	-12	-17	-3
PN 1MHz	-117.5	-100.3	-98.8	-92.6	-76	-80	<mark>-95.7</mark>

W_f has a dominant impact on phase noise

Cross-coupled VCO test structures

Cross-coupled	90-nm	90-nm	180-nm
VCO	10 GHz	12 GHz	17 GHz
L _{TANK} [pH]	435	273	70
C _{VAR} [fF]	260	260	70
W _f [um]	1	1	2
N _f	24	24	40

10-GHz Colpitts VCO

Tuning range: 9.2 – 10.4 GHz (11.8%)

77-GHz Colpitts VCO

Record tuning range: 73.8 – 80.0 GHz (8.3%)

🔆 Agilent 00:31:47 May 4, 2006

10-GHz Cross-coupled VCO

Tuning range: 9.3 – 10.9 GHz (15.8%)

77-GHz 90-nm CMOS cross-coupled VCO

Colpitts VCOs in SiGe BiCMOS and 65-nm CMOS (S. Nicolson et al. BCTM-2006, E.Laskin et al. ISSCC-2008)

76 GHz, 96 GHz and 104 GHz,90 GHz, quad + buffers, P_{DC} = 86.4 mW, P_{DC} = 120 mW, 2.5V1.2V,3% tuning range80-GHz DCO, P_{DC} = 60 mW, 1.1V,3.5%-5% tuning range

90-GHz 65-nm CMOS vs. 104-GHz SiGe HBT Colpitts VCO phase noise

-95 dBc/Hz @ 90 GHz

-101 dBc/Hz @104 GHz

VCO and Buffers

• Symmetry is maintained throughout VCO

VCO Tuning & Output Power

- 88.2 91.2GHz tuning range for all temperatures
- +3dBm to -4dBm total VCO output power

60-GHz Colpitts-Clapp DCO

110-GHz Armstrong VCO

 P_{DC} = 36 mW, Pout = 1dBm PN @ 1MHz : -104 dBc/Hz E. Laskin, Ph.D. Thesis 2010

120-GHz Colpitts VCO

Summary

VCOs are critical blocks in both radio and optical fiber systems
VCO design methodology involves a combination of PA and LNA design techniques

Maximum allowed voltage in a technology is critical in VCOs

•VCOs can be algorithmically scaled in frequency and ported across technology nodes

•Colpitts topology exhibits lower noise and higher output power than cross-coupled topology at mm-wave frequencies