Hostname: page-component-76fb5796d-9pm4c Total loading time: 0 Render date: 2024-04-30T04:30:34.124Z Has data issue: false hasContentIssue false

Ultra-Shallow Junction Formation Technology from the 130 to the 45 nm node

Published online by Cambridge University Press:  17 March 2011

Amitabh Jain*
Affiliation:
Silicon Technology Development, Texas Instruments Inc., Dallas, Texas 75243, U.S.A.
Get access

Abstract

One of the main materials challenges of the 130 nm silicon technology node was the need to find a processing solution to the anomalous diffusion behavior of ion-implanted dopants known from three decades of research. Reduction of implantation energy no longer proved sufficient when trying to reduce source/drain extension junction depth, increase abruptness, and limit sheet resistance. Spike-annealing, a new process in which ion implanted silicon could be heated rapidly to temperatures required for dopant activation and then cooled down without dwelling at temperature, adequately addressed the scaling requirements of this node. The resulting junctions achieved high dopant concentration values very close to the surface while limiting junction depth. However, this increased the propensity for dopant migration to overlying layers associated with the source/drain spacer. Loss of device performance due to this and other phenomena became a strong motivating factor for further materials research in order to sustain progress through the 130 nm and 90 nm nodes. Complex interactions between various layers have been understood and the resulting developments in spacer materials have enabled high performance devices. The requirements of the 65 and 45 nm nodes stretch spike-annealing to its limit and newer Ultra-High Temperature anneals must be considered.

Type
Research Article
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Dearnaley, G., Freeman, J. H., Nelson, R. S. and Stephen, J., Ion Implantation; American Elsevier Publishing Co.: New York, (1973).Google Scholar
2. Webber, R. F., Thornton, R. S. and Large, L. N., Int. J. Electronics 26, 163 (1969).Google Scholar
3. North, J. C. and Gibson, W. M., Appl. Phys. Lett., 16, 126 (1970).Google Scholar
4. Wu, Wei-Kuo and Washburn, Jack, J Appl. Phys. 48, 3742 (1977).Google Scholar
5. Salisbury, I. G. and Loretto, M. H., Phil. Mag., 39, 317 (1979).Google Scholar
6. Michel, A. E., Rausch, W. and Ronsheim, P. A., Appl. Phys. Lett. 51, 487 (1987).Google Scholar
7. Giles, Martin, J. Electrochem. Soc. 138, 1160 (1991).Google Scholar
8. Jain, S. C., Schoenmaker, W., Lindsay, R., Stolk, P. A., Decoutere, S., Willander, M., and Maes, H. E., J Appl. Phys. 91, 8919 (2002).Google Scholar
9. Mayur, A.J., Jaggi, A., and Jain, A., 8th International Conference on Advanced Thermal Processing of Semiconductors – RTP 2000 edited by Lojek, B., 196 (2000).Google Scholar
10. Mehrotra, M., Hu, J. C., Jain, A., Hattangady, S., Reddy, V., Aur, S. and Rodder, M., Proc. Intl. Electron Devices Meeting, 419 (1999).Google Scholar
11. Jain, Amitabh in Rapid Thermal and other Short-Time Processing Technologies, edited by Roozeboom, I F., Gelpey, J.C., Ozturk, M.C., Reid, K. and Kwong, D.L., 197th Electrochemical Society Meeting, 33 (2000).Google Scholar
12. Kohli, P., Jain, Amitabh, Bu, H., Chakravarthi, S., Machala, C., Dunham, S. T. and Banerjee, S. K., J. Vac. Sci. Technol. B22, 471 (2004).Google Scholar
13. Kohli, Puneet, Ph.D Dissertation, University of Texas, Austin (2003).Google Scholar
14. Lanford, W. A. and Rand, M. J., J. Appl. Phys. 49, 2473 (1978).Google Scholar
15. Chakravarthi, S., Kohli, P., Chidambaram, P. R., Bu, H., Jain, A. and Hornung, B., Machala, C. F. in International Conference on Simulation of Semiconductor Processes and Devices – SISPAD 2003, 159 (2003).Google Scholar
16. Rousseau, P. M., Griffin, P. B., and Plummer, J. D., Appl. Phys. Lett. 65, 578 (1994).Google Scholar
17. Chakravarthi, Srinivasan, Chidambaram, P.R., Machala, Charles, Jain, Amitabh, and Zhang, Xin in Silicon Front-End Junction Formation Technologies, edited by Downey, D.F., Law, M.E., Claverie, A.P. and Rendon, M.J., (Mater. Res. Soc. Proc. 717, Pittsburgh, PA, 2002).Google Scholar
18. Liu, Kaiping, Wu, Jeff, Chen, Jihong and Jain, Amitabh, IEEE ED Lett. 24, 180 (2003).Google Scholar
19. Jain, Amitabh, Liu, Kaiping and Wu, Zhiqiang, US Patent 6713360 (2004).Google Scholar
20. Diebel, M., Chakravarthi, S., Dunham, S.T., Machala, C.F., Ekbote, S., and Jain, A. in CMOS Front-End Materials and Process Technology, edited by King, Tsu-Jae, Robert, Bin Yu Lander, J.P. and Saito, Shuichi, (Mater. Res. Soc. Proc. 765, Pittsburgh, PA, 2003).Google Scholar
21. McCoy, S., Gelpey, J., Elliott, K., Ross, J., Jain, A., Robertson, L., Gable, K.A., 7th International Workshop on the Fabrication, Characterization and Modeling of Ultra Shallow Doping Profiles in Semiconductors (2003).Google Scholar
22. Goli, J. and Jain, A., 8th International Conference on Advanced Thermal Processing of Semiconductors - RTP 2000 edited by Lojek, B., 212 (2000).Google Scholar
23 Gelpey, Jeff C., Elliott, Kiefer, Camm, David, McCoy, Steve, Ross, Jonathan, Downy, D. F. and Arevalo, E. A. in Rapid Thermal and other Short-Time Processing Technologies III, edited by Timans, P., Gusev, E., Roozeboom, F., Ozturk, M., and Kwong, D. L., 201st Electrochemical Society Meeting, 313 (2002).Google Scholar
24 Narayan, J., James, R.B., Holland, O.W. and Aziz, M.J., J. of Vac. Sci. and Tech. A 3, 1836 (1985).Google Scholar
25. Baumgart, H., Phillipp, F., Rozgonyi, G.A. and Gosele, U., Appl. Phys. Lett. 38, 95 (1981).Google Scholar
26. Gable, Kevin, Robertson, Lance, Jain, Amitabh and Jones, K. S., to be published.Google Scholar
27. Thirupapuliyur, S., Al-Bayati, A., Mayur, A. and Jain, Amitabh, to be presented at the 205th Meeting of The Electrochemical Society, Advanced Short-Time Thermal Processing for Si- Based CMOS Devices II (2004).Google Scholar