Hostname: page-component-848d4c4894-wg55d Total loading time: 0 Render date: 2024-05-23T12:35:28.984Z Has data issue: false hasContentIssue false
  • English
  • Français

Planarized Copper Interconnects by Selective Electroless Plating

Published online by Cambridge University Press:  15 February 2011

M. H. Kiang ,
J. Tao ,
W. Namgoong ,
C. Hu ,
M. Lieberman ,
N. W. Cheung ,
H-K. Kang  and
S. S. Wong
M. H. Kiang
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
J. Tao
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
W. Namgoong
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
C. Hu
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
M. Lieberman
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
N. W. Cheung
Affiliation:
Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720
H-K. Kang
Affiliation:
Center for Integrated Systems Stanford University, Stanford, CA 94305
S. S. Wong
Affiliation:
Center for Integrated Systems Stanford University, Stanford, CA 94305
Get access

Abstract

Electroless deposition of planarized copper in SiO2 trenches has been carried out using Pd/Si plasma immersion ion implantation (PIII) or Pd2Si deposition to form a seed layer at the bottom of trenches. Electrical resistivity of the plated Cu is ≤ 2 μΩ-c-m for both types of seeding layers. For the PIII seeding method, we found a threshold Pd dose of 2 ×1014/cm2 is required to initiate Cu plating, and RBS analysis confirms intermixing of Pd, Si, and SiO2 improves the adhesion of the plated Cu to SiO2. Electromigration tests show both void and hillock formation under accelerated current stress testing, with an activation energy of 0.8 eV for interconnect open failure. The DC and pulse-DC median-time-to-failure (MTF) of plated Cu are found to be about two orders of magnitude longer than that of AI-2%Si at 275°C, and about four orders of magnitude longer than that of AI-2%Si when extrapolated to room temperature. Pulsed DC electromigration stressing exhibits a transition from low to high frequency behavior around 900 kHz, indicating a vacancy relaxation time much shorter than that of Al. For bipolar AC stressing, the ratio MTFAc / MTFDC of Cu is much smaller than that of A1–2%Si, indicating a different void recovery mechanism for Cu.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 265: Symposium H – Materials Reliability in Microelectronics II , 1992 , 187
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Murarka, S. P., Tungsten and Other Advance Metals for ULSI Applications IV, edited by Smith, G.C. and Blumenthal, R. (Mater. Res. Soc. Proc., Dallas, TX, 1990) pp. 179–187.Google Scholar
[2] Awaya, A. and Arita, Y., Proceedings of VLSI Symposium, Kyoto, Japan, pp. 103–104 (1989).Google Scholar
[3] Pai, P. L. and Ting, C. H., IEEE Electron Device Lett., EDL-10, 423 (1989).Google Scholar
[4] Ting, C. H., Paunovic, M., Pai, P.L., and Chiu, G., J. Electrochem. Soc.,136, 462(1989).CrossRefGoogle Scholar
[5] Lukes, R. M., Plating, 51, 1066 (1964).Google Scholar
[6] Paunovic, M., Plating, 55, 1161 (1968).Google Scholar
[7] S. M. E1-Raghy and Abo-Salama, A. A., J. Electrochem. Soc., 126, 171 (1979).Google Scholar
[8] Buck, P. and Griffith, L. R., J. Electrochem. Soc., 109, 1005 (1962).Google Scholar
[9] van den Meerakker, J. E. A. M., J. Appl. Electrochem., 11, 387 (1981).Google Scholar
[10] Sard, R., J. Electrochem Soc., 7, 864 (1970).Google Scholar
[11] Thomas, D. C. and Wong, S. S., IEDM 86, 811 (1986).Google Scholar
[12] Thomas, D.C., Cheung, N.W., Brown, I.G., and Wong, S.S., Tungsten and Other Advanced Metals for VLSJ/ULSIApplications V, edited by Wong, S.S. and Furukawa, S. (Mater. Res. Soc. Proc., San Mateo, CA, 1989) pp. 233–242.Google Scholar
[13] Qian, X.Y., Kiang, M.H., Huang, J., Carl, D., Cheung, N.W., Lieberman, M.A., Brown, I.G., Yu, K.M., and Current, M.I., Nuclear Instrument and Methods, B55, 888 (1991).Google Scholar
[14] Kiang, M-H., Pico, C.A., Lieberman, M.A., Cheung, N.W., Qian, X.Y. and Yu, K.M., Materials Research Society Proceedings, Vol.223, pp.377–383, (1991).Google Scholar
[15] Cheung, N.W., Nuclear Instruments and Methods, B55, 811 (1991).CrossRefGoogle Scholar
[16] Kang, K-K. and Wong, S.S., submitted to Electron Device Letters.Google Scholar
[17] CRC Handbook of Chemistry and Physics, 68th edition, F122 (1987).Google Scholar
[18] Liew, B.K., Cheung, N.W., and Hu, C., IEEE Transaction on Electron Devices, Vol.37, no. 5, 1343 (1990).Google Scholar
[19] Li, J., Shacham-Diamond, Y., Mayer, J.W. and Colgan, E.G., Proceedings of 8th International VLSI Multilevel Interconnection Conference, pp. 153–159 (1991).Google Scholar
[20] Jiang, Tao, Young, K.K., Cheung, N.W., and Hu, C., Proc. 30th International Reliability Physics Symposium, 338 (1992).Google Scholar