Hostname: page-component-76fb5796d-zzh7m Total loading time: 0 Render date: 2024-04-26T00:28:43.926Z Has data issue: false hasContentIssue false
  • English
  • Français

Application of The Silicon Interstitial Based Intrinsic Gettering Process to the Formation of Multilevel Defect Structures

Published online by Cambridge University Press:  28 February 2011

K. Nauka
K. Nauka*
Affiliation:
Hewlett Packard Laboratories, Palo Alto, CA 94304
Get access

Abstract

The new intrinsic gettering mechanism based on the interactions of silicon interstitialshas been studied in float zone silicon with virtually zero oxygen content. Silicon wafers were subjected to the high-low-medium temperature annealing cycle, with the high temperature step carried out subsequently in an inert ambient, followed by the dry 02, followed by an inert ambient. The annealing caused formation of a multilevel structure consisting of two defect free regions with a high lifetime value, separated by a layer with high defect density and a low lifetime value. The experimental data corresponds to the theoretical calculations describing silicon interstitial injection during dry 02 oxidation and their diffusion during annealing in an inert ambient.

Type
Articles
Information
MRS Online Proceedings Library (OPL) , Volume 71: Symposium F – Materials Issues in Silicon Integrated Circuit Processing , 1986 , 27
Copyright
Copyright © Materials Research Society 1986

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.see for example, Material Research Society Symposia Proceedings, Vol.36, Impurity Diffusion and Gettering in Silicon, ed. by Fair, R.B., Pearce, C.W., Washburn, J., (MRS, Pittsburg, PA, 1985).Google Scholar
2. Tice, W.K., Tan, T.Y., Appl.Phys. Lett. 28, 564 (1976).Google Scholar
3. Nauka, K., Lagowski, J., Gatos, H.C., Li, C.-J., Appl.Phys.Lett. 46, 673 (1985).Google Scholar
4. Nauka, K., Lagowski, J., Gatos, H.C., Ueda, O., submitted to J.Appl.Phys.Google Scholar
5. Kock, A.J.R. de, Roksnoer, P.J., Boonen, P.G.T., J.Cryst.Growth 30, 279 (1975).Google Scholar
6. Griffin, P.G.. Fahey, P.M., Plummer, J.D., Dutton, R.W., Appl.Phys.Lett. 47, 319 (1985).Google Scholar
7. Goesele, U., Electrochem.Soc. Proc.Ser., Vol.83–4, (the Electrochem.Soc., Pennington, N.J., 1983), p.17.Google Scholar
8. Ho, C.P., Hansen, S.E. “SUPREM Ill - A Program for IC Process Modeling and Simulation”, Stanford Electronic Laboratories, TR SEL 83-001, July 1983.Google Scholar
9. Antoniadis, D.A., Moskowitz, I., J.Appl.Phys. 53, 6788 (1982).Google Scholar