Hostname: page-component-848d4c4894-nr4z6 Total loading time: 0 Render date: 2024-05-11T15:06:53.741Z Has data issue: false hasContentIssue false

Electrophoretic Deposition of Carbon Nanotubes for Interconnections in Microelectronics

Published online by Cambridge University Press:  05 June 2013

Chiew Keat Lim
Affiliation:
School of Engineering, Nanyang Polytechnic 180 Ang Mo Kio Avenue 8, Singapore 569830
Yadong Wang
Affiliation:
School of Engineering, Nanyang Polytechnic 180 Ang Mo Kio Avenue 8, Singapore 569830
Shixin Wu
Affiliation:
School of Engineering, Nanyang Polytechnic 180 Ang Mo Kio Avenue 8, Singapore 569830
Get access

Abstract

Carbon nanotubes (CNTs) have been considered as a promising interconnect material to replace the solder bump used in the flip chip package because of their special electrical, mechanical and thermal properties, which may promote both the performance and reliability of the flip chip packaging. In this paper, electrophoretic deposition (EPD) of CNTs on substrates has been demonstrated for the interconnect application. EPD is a simple, low cost and high throughput process that is capable to produce densely packed film with good homogeneity at low temperature. By altering the electric fields and deposition time during the EPD process, the thickness of the CNTs film could be controlled. In this study, multi-walled carbon nanotubes (MWCNTs) were successfully coated on the various substrates using the EPD method. A highly uniform CNTs microstructure film with thickness over 5 µm was achieved. In addition, the selective depositions of CNTs on the pre-defined bond pads to form CNTs bumps were also accomplished. By employing typical flip-chip bonding technique, high density CNTs bumps were aligned to form a test chip/host substrate interconnects. The electrical conductivity of the CNTs interconnects was carried out using four-point probe measurement. Reliable electrical contacts with linear relationship in the current-voltage (I-V) characteristic suggesting ohmic behaviour were attained. The overall resistances extracted were also relatively low. These superior electrical properties have demonstrated that the CNTs bumps deposited using EPD method is a viable way to serve as an alternative to current metal solder interconnects material such as Sn-Pb alloys. Hence, it offers a promising interconnect application in the quest for device miniaturization in microelectronic industry.

Type
Articles
Copyright
Copyright © Materials Research Society 2013 

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

International Technology Roadmap for Semiconductors: Assembly and Packaging, 2009 Edition.Google Scholar
Frear, D.R., J. Mater. Sci. Mater. Electron. 18(1-3), 319330 (2007).CrossRefGoogle Scholar
Kreupl, F., et al. ., Microelectron Eng. 64(1-4), 99408 (2002)CrossRefGoogle Scholar
Naeemi, A. and Meindl, J.D., Annu. Rev. Mater. Res. 39, 255275 (2009).CrossRefGoogle Scholar
Boccaccini, A.R., et al. ., Carbon, 44(15), 31493160 (2006).CrossRefGoogle Scholar
Chavez-Valdez, A., Shaffer, M.S.P., and Boccaccini, A.R., J. Phys. Chem. B. 117(6), 15021515 (2013).CrossRefGoogle Scholar
Besra, L. and Liu, M., Prog. Mater Sci. 52(1), 161 (2007).CrossRefGoogle Scholar
Thomas, B.J.C., Boccaccini, A.R., and Shaffer, M.S.P., J. Am. Ceram. Soc. 88(4), 980982 (2005).CrossRefGoogle Scholar
Besra, L., et al. ., J. Mater. Sci. 42(14), 57145721 (2007).CrossRefGoogle Scholar