1.Lederer, D and Raskin, J-P (2005) Effective resistivity of fully-processed SOI substrates. Solid-State Electronics 49, 491–496.
2.Ben Ali, K, Roda Neve, C, Gharsallah, A and Raskin, J (2011) Ultrawide frequency range crosstalk into standard and trap-rich high resistivity silicon substrates. IEEE Transactions on Electron Devices 58, 4258–4264.
3.Liu, S, Zhu, L, Allibert, F, Radu, I, Zhu, X and Lu, Y (2017) Physical models of planar spiral inductor integrated on the high-resistivity and trap-rich silicon-on-insulator substrates. IEEE Transactions on Electron Devices 64, 2775–2781.
4.Roda Neve, C and Raskin, J (2012) RF harmonic distortion of CPW lines on HR-Si and trap-rich HR-Si substrates. IEEE Transactions on Electron Devices 59, 924–932.
5.Kazemi Esfeh, B, Rack, M, Makovejev, S, Allibert, F and Raskin, J (2018) A SPDT RF switch small- and large-signal characteristics on TR-HR SOI substrates. IEEE Journal of the Electron Devices Society 6, 543–550.
6.Pozar, DM (2011) Microwave Engineering, 4th Edn. Hoboken, New Jersey: Wiley.
7.Marks, RB and Williams, DF (1992) A general waveguide circuit theory. Journal of Research of the National Institute of Standards and Technology 97, 553–562.
8.Heinrich, W (1993) Quasi-TEM description of MMIC coplanar lines including conductor-loss effects. IEEE Transactions on Microwave Theory and Techniques 41, 45–52.
9.Nyssens, L, Rack, M and Raskin, J (2019) Effective resistivity extraction of low-loss silicon substrate at millimeter-wave frequencies. 2019 14th European Microwave Integrated Circuits Conference (EuMIC), Paris, France, pp. 1–4.
10.Marks, RB (1991) A multiline method of network analyzer calibration. IEEE Transactions on Microwave Theory and Techniques 39, 1205–1215.
11.Dehan, M (2003) Characterization and Modeling of SOI RF Integrated Components (Ph.D. dissertation) Université catholique de Louvain.
12.Nyssens, L, Rack, M and Raskin, J-P (2019) New method for accurate transmission line characterization on low-loss silicon substrate at millimeter-wave frequencies. 2019 Microwave Technology and Techniques Workshop ESA-ESTEC, April 2019.
13.Williams, DF, Arz, U and Grabinski, H (1998) Accurate characteristic impedance measurement on silicon. 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192), vol. 3, Baltimore, MD, USA, pp. 1917–1920.
14.Hayt, WH and Buck, JA (2011) Engineering Electromagnetics, 8th Edn. Singapore: McGraw-Hill.
15.Tsuchiya, A and Onodera, H (2007) Measurement of interconnect loss due to dummy fills. 2007 IEEE Workshop on Signal Propagation on Interconnects, Genova, pp. 241–244.
16.Galatro, L and Spirito, M (2017) Millimeter-wave on-wafer TRL calibration employing 3-D EM simulation-based characteristic impedance extraction. IEEE Transactions on Microwave Theory and Techniques 65, 1315–1323.
17.Yunhong Wu, S, Gamble Armstrong, BM, Fusco, VF and Stewart, JAC (1999) SiO/sub2/interface layer effects on microwave loss of high-resistivity CPW line. IEEE Microwave and Guided Wave Letters 9, 10–12.
18.Geyer, RG (1990) NIST Technical Note 1338: Dielectric Characterization and Reference Materials. NIST, Technical Report.