Hostname: page-component-848d4c4894-jbqgn Total loading time: 0 Render date: 2024-06-20T00:26:40.395Z Has data issue: false hasContentIssue false

Physical Properties of Si02 and Its Interface to Silicon in Microelectronic Applications

Published online by Cambridge University Press:  29 November 2013

Get access

Extract

The development of microelectronic miniaturization has taken an almost revolutionary course. For more than 20 years, important performance features have doubled every one to one and a half years on a per-chip level and, despite some recent economic worries, most people believe that we will see equally rapid progress for at least another 10 years. CMOS technology is making the fastest advances among the different microelectronic technologies and is pushing forward most powerfully. The acronym CMOS stands for Complementary Metal Oxide Semiconductor (chapter 8 in Reference 1) and means that two complementary types of transistor devices carry a current for complementary bias conditions. A device of this kind often used for switching purposes is drawn schematically in Figure 1. It uses a control electrode, called the gate, to switch a current flow from the terminal source to the terminal drain. The channel can be made conducting depending on the potential applied to the gate which is separated from the semiconductor by an insulating dielectric layer, namely amorphous SiO2. Control is via a field effect; for example, in one of the two complementary types of devices, a positive gate voltage can draw negatively charged electrons toward the interface, which causes conduction from the source to the drain through the otherwise blocked source and drain contacts.

Type
Materials Reliability in Microelectronics
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.Sze, S.M., Physics of Semiconductor Devices, 2nd ed. (John Wiley & Sons, New York, 1981).Google Scholar
2.Heyns, M.M., Rao, D.K., and de Keersmaecker, R. F., Proc. INFOS (1989) p. 327.Google Scholar
3.Heremans, P., Bellens, R., Groeseneken, G., von Schwerin, A., Weber, W., Brox, M., and Maes, H.E., in Hot-Carrier Design Considerations for MOS Devices and Circuits, edited by Wang, Cheng T. (Van Nostrand Reinhold, New York, 1992) Chapter 1.Google Scholar
4.Hofmann, K.R., Werner, C., Weber, W., and Dorda, G., IEEE Trans. Electron Devices ED-32 (1985) p. 691.CrossRefGoogle Scholar
5.Brox, M. and Weber, W., IEEE Trans. Electron Devices 38 (1991) p. 1852.CrossRefGoogle Scholar
6.Bellens, R., Groeseneken, G., Heremens, R., and Maes, H.E., Proc. ESSDERC (1992) p. 465.Google Scholar
7.Brox, M. and Weber, W., Proc. ESSDERC 1990 (1990) p. 295.Google Scholar
8.Gabrys, J.W., Lenahan, P.M., and Weber, W., Microelectronic Engineering 22 (1993) p. 273.CrossRefGoogle Scholar
9.Lenahan, P.M., private communication.Google Scholar
10.Wang, Q., Brox, M., Krautschneider, W.H., and Weber, W.. IEEE Electron Device Lett. 12 (1991) p. 218.CrossRefGoogle Scholar
11.Brox, M., Wohlrab, E., and Weber, W., IEDM Tech. Digest (1991) p. 525.Google Scholar
12.Weber, W., Brox, M., von Schwerin, A., and Thewes, R., in Reference 8, p. 253.Google Scholar
13.Thewes, R., Brox, M., Tempel, G., and Weber, W., IEDM Tech. Digest (1992) p. 531.Google Scholar
14.Hu, C., Tam, S.C., Hsu, F-C., Ko, P-K., Chan, T-Y., and Terrill, K.W., IEEE Trans. Electron Devices ED-32 (1985) p. 375.Google Scholar
15.Weber, W., Brox, M., Künemund, T., Mühlhoff, H-M., and Schmitt-Landsiedel, D., IEEE Trans. Electron Devices 38 (1991) p. 1859.CrossRefGoogle Scholar
16.Lee, J., Chen, I.C., and Hu, C., IEEE Trans. Electron Devices 35 (1988) p. 2268.CrossRefGoogle Scholar
17.Moazzami, R. and Hu, C., IEEE Trans. Electron Devices 37 (1990) p. 1643.CrossRefGoogle Scholar