Article contents
High Voltage Effects in Top Gate Amorphous Silicon Thin Film Transistors
Published online by Cambridge University Press: 14 March 2011
Abstract
In this paper, an analysis of the high voltage induced degradation in top gate amorphous silicon Thin Film Transistors (TFT) will be shown, including the aspect of self-heating. It will be shown through experimental results that the degradation level under high voltages on drain and gate is different for TFT's with different channel lengths. In addition, the temperature distribution over the TFT area for devices with different channel length is simulated. Simulation shows that the peak of temperature distribution is located at the drain/channel edge and that level of thermal heating depends on the channel length.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 2000
References
REFERENCES
- 1
- Cited by