Hostname: page-component-6766d58669-kn6lq Total loading time: 0 Render date: 2026-05-20T19:56:59.936Z Has data issue: false hasContentIssue false

A 3D Soft-EHL Model for Simulating Feature-scale Defects in Advanced Node ICs

Published online by Cambridge University Press:  10 July 2013

Jonatan A. Sierra-Suarez
Affiliation:
Electrical and Computer Engineering Department Carnegie Mellon University, Pittsburgh, PA 15232, U.S.A.
Gagan Srivastava
Affiliation:
Mechanical Engineering Department Carnegie Mellon University, Pittsburgh, PA 15232, U.S.A.
C. Fred Higgs
Affiliation:
Electrical and Computer Engineering Department Carnegie Mellon University, Pittsburgh, PA 15232, U.S.A. Mechanical Engineering Department Carnegie Mellon University, Pittsburgh, PA 15232, U.S.A.
Get access

Abstract

A new multiphysics, multiscale framework is presented which is capable of capturing and predicting both wafer-scale and feature-scale defects. Through physics-based modeling, the empirical wear/Preston coefficient often found in popular feature scale models has been eliminated. Simulation results show the topography evolution of an actual metal 1 layout between two dies located in different positions on a wafer during the CMP process.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable