Hostname: page-component-7bb8b95d7b-pwrkn Total loading time: 0 Render date: 2024-10-05T18:38:38.903Z Has data issue: false hasContentIssue false

Coherent Chip-Scale Modeling for Copper CMP Pattern Dependence

Published online by Cambridge University Press:  15 March 2011

Hong Cai
Affiliation:
Microsystems Technology Laboratories, MIT, Cambridge, MA, USA
Tae Park
Affiliation:
Microsystems Technology Laboratories, MIT, Cambridge, MA, USA
Duane Boning
Affiliation:
Microsystems Technology Laboratories, MIT, Cambridge, MA, USA
Hyungjun Kim
Affiliation:
Hynix Semiconductor Inc., System IC R&D Center, Cheongju, Chungbuk, South Korea
Youngsoo Kang
Affiliation:
Hynix Semiconductor Inc., System IC R&D Center, Cheongju, Chungbuk, South Korea
Sibum Kim
Affiliation:
Hynix Semiconductor Inc., System IC R&D Center, Cheongju, Chungbuk, South Korea
Jeong-Gun Lee
Affiliation:
Hynix Semiconductor Inc., System IC R&D Center, Cheongju, Chungbuk, South Korea
Get access

Abstract

In this research, we present an improved and coherent chip-scale model framework for copper bulk polishing, copper over-polishing, and barrier layer polishing. The integration of contact wear and density-step-height models is more seamlessly implemented and addresses inherent shortcomings of the previous model. In the new model, a local density is used instead of the effective density computed by way of a planarization length, and only a contact wear coefficient is used to characterize the long-range planarization capability, thus avoiding the conflict between the planarization length and the contact wear coefficient in capturing topography variation. In addition, the pressure computed for each 240×240 μm block using contact wear is further redistributed, using a linear height vs. pressure model, among 40×40 μm cells within that block. The same model framework is used for different polishing steps, so that it is possible to directly compare basic process characteristics, such as pad stiffness, of different polishing stages. Results with the new model show a significant improvement of the modeling accuracy to less than 100 Å of root mean square error. Furthermore, the new model framework can be adapted for the modeling of multi-level metallization processes.

Type
Research Article
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] International Technology Roadmap for Semiconductors, International SEMATECH, Austin, TX, 2003.Google Scholar
[2] Tugbawa, T., “Chip-Scale Modeling of Pattern Dependencies in Copper Chemical Mechanical Polishing Processes,” Ph.D. Thesis, Electrical Engineering and Computer Science, MIT, May 2002.Google Scholar
[3] Chekina, O. G., Keer, L. M., and Liang, H., “Wear-contact problems and modeling of chemical mechanical polishing,” J. Electrochem. Soc., vol. 145, no. 6, pp. 21002106, June 1998.Google Scholar
[4] Yoshida, T., Proc. ECS Conf., Oct. 1999.Google Scholar
[5] Vlassak, J. J., “A contact based model for dishing and erosion in chemical-mechanical polishing,” Mat. Res. Soc. Symp. Proc. Vol. 671, M4.6, 2001.Google Scholar
[6] Xie, X., Park, T., Lee, B., Tugbawa, T., Cai, H. and Boning, D., “Re-examining the physical basis of pattern density and step height CMP models,” Mat. Res. Soc. Symp. Proc. Vol. 667, F1.3, 2003.Google Scholar