Hostname: page-component-cb9f654ff-k7rjm Total loading time: 0 Render date: 2025-09-01T07:21:19.323Z Has data issue: false hasContentIssue false
  • English
  • Français

Comparison of Conductance and Capacitance techniques for Measurement of Interface States in Thin Oxides

Published online by Cambridge University Press:  21 March 2011

T. K. Higman
T. K. Higman*
Affiliation:
Department of Electrical and Computer Engineering, University of Minnesota 200 Union St. S.E.Minneapolis, Minnesota 55455, U.S.A
Get access

Abstract

Current trends in integrated circuit processing project gate insulators with oxide equivalent thicknesses of 1.5 to 1.0 nm. Gate oxides in this thickness range have oxide capacitances of 1 to 5 μF/cm2. When oxide capacitances are this large, traditional high-frequency capacitance-voltage techniques for measuring interface states can be inaccurate. We show that a combination of high and low frequency capacitance-voltage data, along with frequency dependent conductance methods, produce more accurate results.

Information

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 670: Symposium K – Gate Stack and Sillicide Issues in Silicon , 2001 , K4.9
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

REFERENCES

1. Terman, I.M., Solid-State Electron., 5, 285 (1962).Google Scholar
2. Berglund, C.N., IEEE Trans. Elec. Dev., ED–13, 701 (1966).Google Scholar
3. Castagne, R., Vaoaille, A., Surface Sci., 28, 557 (1971).Google Scholar
4. Nicollian, E.H., Goetzberger, A., Bell Syst. Tech. J., 46, 1055 (1967).Google Scholar
5. Campbell, S.A., Kim, H.-S., Gilmer, D.C., He, B., Ma, T., Gladfelter, W.L., IBM J. Res. Develop., 43, 383 (1999).Google Scholar