Hostname: page-component-848d4c4894-p2v8j Total loading time: 0.001 Render date: 2024-05-19T19:51:39.860Z Has data issue: false hasContentIssue false
  • English
  • Français

Fast Simulation Tool For MOS/SOI Process Optimization

Published online by Cambridge University Press:  28 February 2011

P. Paelinck ,
O. Vancauwenberghe  and
F. Van de Wiele
P. Paelinck
Affiliation:
Laboratoire de Microelectronique, Université Catholique de Louvain, Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
O. Vancauwenberghe
Affiliation:
Laboratoire de Microelectronique, Université Catholique de Louvain, Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
F. Van de Wiele
Affiliation:
Laboratoire de Microelectronique, Université Catholique de Louvain, Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
Get access

Abstract

A fast simulation tool for MOS/SOI process optimization has been developed.lt solves Poisson's and one carrier current density equations in the one-dimensional case. NMOS and PMOS transistors characteristics in the linear region are reliably computed over a wide range of voltages. Moreover, special attention has been paid for threshold voltage (calculated by extrapolating the inversion charge as a function of front gate voltage ) and subthreshold current calculation. Therefore, process parameters can be easily selected in order to get enhanced device capabilities.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 107: Symposium H – Silicon-on-Insulator and Buried Metals in Semiconductors , 1987 , 359
Copyright
Copyright © Materials Research Society 1988

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Van de Wiele, F., Solid-state Electronics 22 (8-9), 824–826 (1984)Google Scholar