Skip to main content
×
Home

Manufacturing Considerations for VLSI Interconnect Systems

  • Michael E. Thomas (a1)
Abstract
ABSTRACT

In the next decade, it is expected that integrated circuits having 5 to 7 levels of metal will be common in VLSI technologies with linear interconnect densities approaching 200 meters/cm2/level. Multilevel interconnect technology needs are presently generating processing and structural issues which will dominate the future manufacturing yield and performance of these integrated circuits. The challenge of meeting these needs will require a concurrent improvement in design and manufacturing simplicity and cleanliness. This presentation will examine the architectural needs of future multilevel metal systems in light of the lithography, materials, and electrical requirements which must be addressed by the interconnect engineer. A comparison of interconnect systems based on different conductor materials will be presented.

Copyright
References
Hide All
1Renteln P., Thomas M.E. and Pierce J.M., “Characterization of Mechanical Planarization Processes”, V-MIC Conf. (1990) 57.
2Thomas M.E., Sekigahama S., Renteln P. and Pierce J.M., “ The Mechanical Planarization oflnterlevel Dielectrics for Multilevel Interconnect Applications”, V-MIC Conf. (1990) 438.
3Maly W. and Deszczka J., “Yield Estimation Model for VLSI Artwork Evaluation”, Electronics Letters, Vol. 19, no.6, (Mar 1993) 226
4Stapper C.H., “Integrated Circuit Yield Statistics”, Proc. of IEEE, 71(4), 453.
5Khare J., Daniels B., Campbell D., Thomas M.E. and Maly W., “ Extraction of Defect Characteristics for Yield Estimation Using the Douvle Bridge Test Structure”, Intern, Sympos. on VLSI Tech, Systems, and Applications, Taipei, Taiwan, May (1991) 424.
6Maly W. , “ Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits”, IEEE Transactions on CAD, (July 1985) 161.
7Ferris-Prabhu A.V., “Modeling of Critical Area in Yield Forecasts”, IEEE Journal of Solid State Circuits, SC-20, no.4, (August 1985) 874.
8Luther B. et al. , “ Planar Cu-Polyimide Back end of the Line Interconnections for ULSI Devices”, V-MIC Conf. (1993) 15.
9Saadat I.A. and Thomas M.E., “VLSI Interconnect Options for On-Chip High Performance Applications”, Wescon, Nov. (1991) 318.
10Thomas M.E., Saadat I.A. and Sekigahama S., “VLSI Multilevel Micro-Coaxial Interconnects for High Speed Devices”, IEDM Dec. (1990) 3.5.1.
Recommend this journal

Email your librarian or administrator to recommend adding this journal to your organisation's collection.

MRS Online Proceedings Library (OPL)
  • ISSN: -
  • EISSN: 1946-4274
  • URL: /core/journals/mrs-online-proceedings-library-archive
Please enter your name
Please enter a valid email address
Who would you like to send this to? *
×

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 2 *
Loading metrics...

Abstract views

Total abstract views: 25 *
Loading metrics...

* Views captured on Cambridge Core between September 2016 - 17th November 2017. This data will be updated every 24 hours.