Hostname: page-component-76fb5796d-dfsvx Total loading time: 0 Render date: 2024-04-25T09:25:58.128Z Has data issue: false hasContentIssue false
  • English
  • Français

A Novel High-Stress Pre-Metal Dielectric Film to Improve Device Performance for sub-65nm CMOS Manufacturing

Published online by Cambridge University Press:  01 February 2011

Young Way Teh ,
John Sudijono ,
Alok Jain ,
Shankar Venkataraman ,
Sunder Thirupapuliyur  and
Harry Whitesell
John Sudijono
Affiliation:
sudijono@us.ibm.com, Chartered Semiconductor, Hopewell Junction, NY, 12533, United States
Alok Jain
Affiliation:
alok_jain@amat.com, Applied Materials, Santa Clara, CA, 95054, United States
Shankar Venkataraman
Affiliation:
Shankar_Venkataraman@amat.com, Applied Materials, Santa Clara, CA, 95054, United States
Sunder Thirupapuliyur
Affiliation:
Sunderraj_Thirupapuliyur@amat.com, Applied Materials, Santa Clara, CA, 95054, United States
Harry Whitesell
Affiliation:
Harry_whitesell@amat.com, Applied Materials, Santa Clara, CA, 95054, United States
Get access

Abstract

This work focuses on the development and physical characteristics of a novel dielectric film for a pre-metal dielectric (PMD) application which induces a significant degree of tensile stress in the channel of a sub-65nm node CMOS structure. The film can be deposited at low temperatures to meet the requirements of NiSi integration while maintaining void-free gap fill and superior film quality such as moisture content and uniformity. A manufacturable and highly reliable oxide film has been demonstrated through both TCAD simulation and real device data, showing ~6% NMOS Ion-Ioff improvement; no Ion-Ioff improvement or degradation on PMOS. A new concept has been proposed to explain the PMD strain effect on device performance improvement. Improvement in Hot Carrier immunity is observed compared to similar existing technologies using high density plasma (HDP) deposition techniques.

Keywords

chemical vapor deposition (CVD) (deposition)CMPfilm
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 913: Symposium D – Transistor Scaling – Methods, Materials and Modeling , 2006 , 0913-D02-01
Copyright
Copyright © Materials Research Society 2006

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Ghani, T. et al., Symp. VLSI Tech. Dig., pp.174–175, 2000.Google Scholar
2 Scott, G., et al., IEDM pp. 827–830 (1999).Google Scholar
3 Ito, S. et al., IEDM 2000, p. 247.Google Scholar
4 Smith, C. S., Piezoresistance affect in Germanium and Silicon, Phys. Rev., Vol. 94; pp42–49, 1954 Google Scholar