Hostname: page-component-8448b6f56d-wq2xx Total loading time: 0 Render date: 2024-04-19T06:15:18.671Z Has data issue: false hasContentIssue false
  • English
  • Français

Silicides for Highly Integrated Memory and Logic Circuits

Published online by Cambridge University Press:  03 September 2012

Josef Winnerl
Josef Winnerl*
Affiliation:
Siemens AG, Semiconductor Group, Otto-Hahn-Ring 6, 81739 Munich, Germany
Get access

Abstract

State of the art DRAM and logic processes widely make use of silicides formed by refractory metals like Ta, Mo, W, Ti, Co, or others. The methods for silicide formation range from sputtering, reaction with predeposited metal, to selective CVD deposition.

The most common application of silicides in state of the art CMOS processes is to use them as a conducting layer that can withstand high temperature processes and that has a significantly lower sheet resistivity than doped mono or poly crystalline silicon. Besides their role as a temperature stable conductor silicides have further interesting properties when using them as a diffusion source for impurities to generate shallow junctions, or as an alternative gate material with a work function in the middle of the silicon band gap.

Based on the example of the self aligned silicidation with titanium silicide the limitations of the state of the art technology will be shown and requirements for future applications will be discussed.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 320: Symposium D – Silicides, Germanides, and Their Interfaces , 1993 , 37
Copyright
Copyright © Materials Research Society 1994

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Murarka, S., Silicides for VLSI Applications, Academic Press, New York, 1983.Google Scholar
2. Sunouchi, K., Horiguchi, F., Nitayama, A., Hieda, K., Takato, H., Okabe, N., Yamada, T., Ozaki, T., Hashimoto, K., Takedai, S., Yagishita, A., Kumagae, A., Takahashi, Y., and Masuoka, F., IEDM Tech. Dig., 647 (1990).Google Scholar
3. Arima, H., Hachisuka, A., Ogawa, T., Okudaira, T., Okumura, Y., Matsui, Y., Motonami, K., Matsukawa, T., and Tsubouchi, N., IEDM Tech. Dig., 651 (1990).Google Scholar
4. Sakao, M., Kasai, N., Ishijima, T., Ikawa, E., Watanabe, H., Terada, K., and Kikkawa, T., IEDM Tech. Dig., 655 (1990).Google Scholar
5. Kenney, D., Parries, P., Pan, P., Tonti, W., Cote, W., Dash, S., Lorenz, P., Arden, W., Mohler, R., Röhl, S., Bryant, A., Harnsch, W., Hoffmann, B., Levy, M., Yu, A.J., Zeller, C., Symosium on VLSI Technology Tech. Dig., 14 (1992).Google Scholar
6. Norishima, M., Yoshinari, H., Hayashida, H., Eguchi, T., Kasai, K., Shinagawa, H., Matsunaga, T., Matsuno, T., Shibata, H., Toyoshima, Y., and Hashimoto, K., IEDM Tech. Dig., 489 (1991).Google Scholar
7. Chapman, R.A., Wei, C.C., Bell, D.A., Aur, S., Brown, G.A., and Haken, R.A., IEDM Tech. Dig., 52 (1988).Google Scholar
8. Woerlee, P.H., Juffermans, C.A.H., Lifka, H., Manders, W., Pomp, H., Paulzen, G., Walker, A.J., and Woltjer, R., IEDM Tech. Dig., 31 (1992).Google Scholar
9. Davari, B., Chang, W.H., Wordeman, M.R., Oh, C.S., Taur, Y., Petrillo, K.E., Moy, D., Bucchignano, J.J., Ng, H.Y., Rosenfield, M.G., Hohn, F.J., Rodriguez, M.D., IEDM Tech. Dig., 56 (1988).Google Scholar
10. Probst, V., Schaber, H., Mitwalsky, A., Kabza, H., Hoffmann, B., Maex, K., and hove, L. Van den, J. Appl. Phys. 70 (2), 693 (1991).Google Scholar
11. Neumuller, W. and Hohnel, F., Microelectronic Engineering 19, 17 (1992).CrossRefGoogle Scholar
12. Morimoto, T., Momose, H., iiuma, T., Kunishima, I., Sugura, K., Okano, H., Katakabe, I., Nakajima, H., Tsuchiaki, M., Ono, M., Katsumata, Y., and Iwai, H., IEDM Tech. Dig., 649 (1991).Google Scholar
13. Probst, V., Schaber, H., Mitwalsky, A., Kabza, H., hove, L. Van den, and Maex, K., J. Appl. Phys. 70 (2), 708 (1991).Google Scholar
14. Matsubara, Y., Sekine, M., Nishio, N., Shinmura, T., Noguchi, K., Horiuchi, T., Yamada, Y., and Kitano, T., Symosium on VLSI Technology Tech. Dig., 103 (1992).Google Scholar
15. Schwabe, U., Neppl, F., and Jacobs, E.P., IEEE Trans. El. Dev. ED–31 (7), 988 (1984).Google Scholar
16. Kim, K.T., Kang, L.G., Park, T.S., Shin, Y.S., Park, J.K., Lee, C.J., Hwang, C.G., Chin, D., and Park, Y.E, 1990 Symposium on VLSI Technology Tech. Dig., 115 (1990).Google Scholar