Hostname: page-component-8448b6f56d-c4f8m Total loading time: 0 Render date: 2024-04-19T23:07:13.840Z Has data issue: false hasContentIssue false
  • English
  • Français

Under Bump Metallization Development for Eutectic Pb-Sn Solders

Published online by Cambridge University Press:  10 February 2011

S. J. Hong ,
T. M. Korhonen ,
M. A. Korhonen  and
C.-Y. LI
S. J. Hong
Affiliation:
Department of Materials Science and Engineering, Cornell University, Ithaca, NY 14850
T. M. Korhonen
Affiliation:
Department of Materials Science and Engineering, Cornell University, Ithaca, NY 14850
M. A. Korhonen
Affiliation:
Department of Materials Science and Engineering, Cornell University, Ithaca, NY 14850
C.-Y. LI
Affiliation:
Department of Materials Science and Engineering, Cornell University, Ithaca, NY 14850
Get access

Abstract

Due to its advantage in number of I/Os over other interconnection method, flip chip interconnection technology plays a key role in today's electronics packaging. Good understanding of interfacial reactions between the solder balls and under bump metallizations (UBM) is crucial in producing sound and reliable solder joints. In the present paper, several new under bump metallization (UBM) schemes using Ni or CuNi alloys as solderable layer are investigated. Cr or Ti is used as the adhesion layer. Test joint are made by reflowing eutectic Pb-Sn solder balls on UBMs and through the use of scanning electron microscopy (SEM) and micromechanical shear testing, the reliability of the UBM scheme is determined. Experimental result shows that some of the new schemes, featuring CuNi wettable layer with Cr or Ti adhesion layer produce reliable joints.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 515: Symposium J – Electronic Packaging Materials Science X , 1998 , 73
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Koopman, N. G., Reiley, T. C. and Totta, P. A., “Chip-to-Package Interconnections”, in Microelectronics Packaging Handbook, Tummala, R. R. and Rymaszewski, E. J. ed., Van Nostrand Rnhold, New York, 1989, p. 364 Google Scholar
2. Seraphim, D. S., Lasky, R., Li, C.-Y., Principles of Electronic Packaging, McGraw-Hill, 1989.Google Scholar
3. Kim, H. K. and Tu, K. N.,. Appl. Phys. Lett. 67, p. 2002, 1995 Google Scholar
4. Liu, T., Kim, D., Leung, D., Korhonen, M. A. and Li, C.-Y., Scripta Materialia 35, 1996 Google Scholar
5. Bader, S., Gust, W. and Hieber, H., Acta Metall. Mater. 43, p. 329, 1995 Google Scholar
6. Rai, R. S., Kang, S. K. and Purushothaman, S., Proc. 45th Electronic Components and Technology Conference, p. 1197, 1995 Google Scholar