Hostname: page-component-76d6cb85b7-hqrjx Total loading time: 0 Render date: 2026-07-14T22:07:16.430Z Has data issue: false hasContentIssue false

Nanocrystalline Silicon TFTs With 50 nm Thick Deposited Channel Layer, 10 cm2/Vs Electron Mobility and 108 On/Off Current Ratio

Published online by Cambridge University Press:  17 March 2011

Robert B. Min
Affiliation:
Department of Electrical Engineering, Princeton University, Princeton, NJ 08544, USA
Sigurd Wagner
Affiliation:
Department of Electrical Engineering, Princeton University, Princeton, NJ 08544, USA
Get access

Abstract

Thin film transistors were made using 50 nm thick directly deposited nanocrystalline silicon channel layers. The transistors have coplanar top gate structure. The nanocrystalline silicon was deposited from discharges in silane, hydrogen and silicon tetrafluoride. The transistors combine a high electron field effect mobility of ∼ 10 cm2/Vs with a low “off” current of ∼ 10−14 A per µm of channel length, and an “on”/“off” current ratio of ∼ 108. This result shows that directly deposited silicon can combine high mobility with low “off” currents.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 2001

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable