Hostname: page-component-6766d58669-nqrmd Total loading time: 0 Render date: 2026-05-20T02:36:49.329Z Has data issue: false hasContentIssue false

Nitrided Silicon Oxide Gate Dielectrics for Submicron Device Technology

Published online by Cambridge University Press:  10 February 2011

Get access

Abstract

The research in this paper is based on an approach to low‐temperature/low‐thermal budget device fabrication that combines plasma and rapid thermal processing, and which has been customized to control separately: (i) the N‐atom bonding chemistry and composition profiles, and (ii) the structural and chemical relaxations necessary for device‐quality performance and reliability for stacked gate structures. Control of N‐atom incorporation at the monolayer level at the crystalline‐Si and polycrystalline‐Si interfaces of field effect transistors, and at alloy levels within the bulk dielectrics has been achieved by combining low‐temperature (∼300°C) plasma‐assisted processes to generate the N‐atom concentration profiles, with low‐thermal‐budget rapid thermal annealing (RTA) to promote chemical and structural relaxations that minimize defects and defect precursors.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable