Hostname: page-component-89b8bd64d-b5k59 Total loading time: 0 Render date: 2026-05-10T12:23:10.250Z Has data issue: false hasContentIssue false

III–V compound semiconductor transistors—from planar to nanowire structures

Published online by Cambridge University Press:  14 August 2014

Heike Riel
Affiliation:
Materials Integration and Nanoscale Devices, IBM Research, Switzerland; hei@zurich.ibm.com
Lars-Erik Wernersson
Affiliation:
Lund University, Sweden; lars-erik.wernersson@eit.lth.se
Minghwei Hong
Affiliation:
Department of Physics and Graduate Institute of Applied Physics, National Taiwan University, Taiwan; mhong@phys.ntu.edu.tw
Jesús A. del Alamo
Affiliation:
Microsystems Technology Laboratories, Massachusetts Institute of Technology, USA; alamo@mit.edu
Get access

Abstract

Conventional silicon transistor scaling is fast approaching its limits. An extension of the logic device roadmap to further improve future performance increases of integrated circuits is required to propel the electronics industry. Attention is turning to III–V compound semiconductors that are well positioned to replace silicon as the base material in logic switching devices. Their outstanding electron transport properties and the possibility to tune heterostructures provide tremendous opportunities to engineer novel nanometer-scale logic transistors. The scaling constraints require an evolution from planar III–V metal oxide semiconductor field-effect transistors (MOSFETs) toward transistor channels with a three-dimensional structure, such as nanowire FETs, to achieve future performance needs for complementary metal oxide semiconductor (CMOS) nodes beyond 10 nm. Further device innovations are required to increase energy efficiency. This could be addressed by tunnel FETs (TFETs), which rely on interband tunneling and thus require advanced III–V heterostructures for optimized performance. This article describes the challenges and recent progress toward the development of III–V MOSFETs and heterostructure TFETs—from planar to nanowire devices—integrated on a silicon platform to make these technologies suitable for future CMOS applications.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 2014 

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable