Skip to main content
×
Home
  • Print publication year: 2016
  • Online publication date: April 2016

5 - Switch-mode mm-wave silicon power amplifiers

Summary

Introduction to switching power amplifiers

Switch-mode power amplifiers (PAs) are motivated by the insight that power-amplifier efficiency is maximized by minimizing the amount of overlap between device current and device voltage. In other words, it is desirable to minimize the amount of time spent by the device supporting a non-zero current and non-zero voltage simultaneously. Switch-mode power amplifiers accomplish this by employing the active device as a switch that transitions between two states – an ON state, where the resistance of the device is ideally zero and in practice small compared with the other impedances in the circuit, and an OFF state, where the resistance of the device is ideally infinite and in practice high compared with the other circuit impedances. Consequently, the active device forces the current and voltage waveforms to be non-overlapping – during the ON state, the switch supports non-zero current but the voltage across it is close to zero, and during the OFF state, the switch supports non-zero voltage but the current through it is zero. Under idealized conditions, 100% efficiency can be achieved assuming switching losses are eliminated. This typically requires the voltage across the switch to be shaped to zero at the end of the OFF state as the switch is turning ON, so that the switch is not turned ON with non-zero charge stored on its output capacitance. Assuming such a “zero-voltage switching” (ZVS) condition is met, 100% efficiency can be achieved, unlike for current-source-based power amplifiers, where 100% efficiency can be achieved only in class-C operation as the output power approaches zero or by using class-F tuning, where 100% efficiency is achieved asymptotically with infinite harmonic tuning. In practice, however, the efficiency is limited by parasitic effects, such as conduction loss in the non-zero switch resistance and loss in the passive output matching network.

Switch-mode power amplifiers are distinct from their current-source counterparts (Fig. 5.1) in that they are (at least partially) voltage-forcing amplifiers. During the ON portion of the RF cycle, the device voltage is forced to ground through the switch, and during the OFF portion, the voltage is determined either by the load network or perhaps by the presence of a complementary switch (as is the case in inverter-like class-D power amplifiers).

Recommend this book

Email your librarian or administrator to recommend adding this book to your organisation's collection.

mm-Wave Silicon Power Amplifiers and Transmitters
  • Online ISBN: 9781107295520
  • Book DOI: https://doi.org/10.1017/CBO9781107295520
Please enter your name
Please enter a valid email address
Who would you like to send this to? *
×
[1] O. Lee, J. Han, K. H. An, et al., “A charging acceleration technique for highly efficient cascode class-E CMOS power amplifiers,” Solid-State Circuits, IEEE Journal of, vol. 45, no. 10, pp. 2184–2197, Oct. 2010.
[2] Y. Song, S. Lee, E. Cho, J. Lee, and S. Nam, “A CMOS class-E power amplifier with voltage stress relief and enhanced efficiency,” Microwave Theory and Techniques, IEEE Transactions on, vol. 58, no. 2, pp. 310–317, Feb. 2010.
[3] A. Mazzanti, L. Larcher, R. Brama, and F. Svelto, “Analysis of reliability and power efficiency in cascode class-E PAs,” Solid-State Circuits, IEEE Journal of, vol. 41, no. 5, pp. 1222–1229, May 2006.
[4] R. Brama, L. Larcher, A. Mazzanti, and F. Svelto, “A 30.5 dBm 48class-E PA with integrated balun for RF applications,” Solid-State Circuits, IEEE Journal of, vol. 43, no. 8, pp. 1755– 1762, Aug. 2008.
[5] M. Apostolidou, M. van der Heijden, D. Leenaerts, et al., “A 65 nmCMOS 30 dBmclass-E RF power amplifier with 60% PAE and 40% PAE at 16 dB back-off,” Solid State Circuits, IEEE Journal of, vol. 44, no. 5, pp. 1372–1379, May 2009.
[6] J. Popp, D.-C. Lie, F. Wang, D. Kimball, and L. Larson, “Fully-integrated highlyefficient RF class E SiGe power amplifier with an envelope-tracking technique for edge applications,” in Radio and Wireless Symposium, 2006 IEEE, Jan. 2006, pp. 231–234.
[7] D.-C. Lie, J. Lopez, J. Popp, et al., “Highly efficient monolithic class E SiGe power amplifier design at 900 and 2400 MHz,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 56, no. 7, pp. 1455–1466, July 2009.
[8] D. Chowdhury, S. Thyagarajan, L. Ye, E. Alon, and A. Niknejad, “A fully-integrated efficient CMOS inverse class-D power amplifier for digital polar transmitters,” Solid-State Circuits, IEEE Journal of, vol. 47, no. 5, pp. 1113–1122, May 2012.
[9] J. Fritzin, C. Svensson, and A. Alvandpour, “Analysis of a 5.5-V class-D stage used in 30-dBm outphasing RF PAs in 130- and 65-nm CMOS,” Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 59, no. 11, pp. 726–730, Nov. 2012.
[10] N. Sokal and A. Sokal, “Class E – a new class of high-efficiency tuned single-ended switching power amplifiers,” Solid-State Circuits, IEEE Journal of, vol. 10, no. 3, pp. 168–176, June 1975.
[11] J. Hasani and M. Kamarei, “Analysis and optimum design of a class E RF power amplifier,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, no. 6, pp. 1759–1768, July 2008.
[12] C. Avratoglou, N. Voulgaris, and F. Ioannidou, “Analysis and design of a generalized class E tuned power amplifier,” Circuits and Systems, IEEE Transactions on, vol. 36, no. 8, pp. 1068–1079, Aug. 1989.
[13] M. Acar, A. Annema, and B. Nauta, “Analytical design equations for class-E power amplifiers with finite DC-feed inductance and switch on-resistance,” in Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, May 2007, pp. 2818–2821.
[14] C. Wang, L. Larson, and P. Asbeck, “Improved design technique of a microwave class-E power amplifier with finite switching-on resistance,” in Radio and Wireless Conference, 2002. RAWCON 2002. IEEE, 2002, pp. 241–244.
[15] M. Acar, A. Annema, and B. Nauta, “Generalized analytical design equations for variable slope class-E power amplifiers,” in Electronics, Circuits and Systems, 2006. ICECS ’06. 13th IEEE International Conference on, Dec. 2006, pp. 431–434.
[16] A. Chakrabarti and H. Krishnaswamy, “An improved analysis and design methodology for RF class-E power amplifiers with finite DC-feed inductance and switch on-resistance,” in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, May 2012, pp. 1763–1766.
[17] S. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, “The class-E/F family of ZVS switching amplifiers,” Microwave Theory and Techniques, IEEE Transactions on, vol. 51, no. 6, pp. 1677–1690, June 2003.
[18] E. Johnson, “Physical limitations on frequency and power parameters of transistors,” in IRE International Convention Record, vol. 13, Mar. 1965, pp. 27–34.
[19] W. Tai, L. Carley, and D. Ricketts, “A 0.7 W fully integrated 42 GHz power amplifier with 10% PAE in 0.13 µm SiGe BiCMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, Feb. 2013, pp. 142–143.
[20] BiCMOS8HP Technology Design Manual, Semiconductor Research & Development, IBM.
[21] BiCMOS9HP Technology Design Manual, Semiconductor Research & Development, IBM.
[22] C. Grens, “A comprehensive study of safe-operating-area, biasing constraints, and breakdown in advanced SiGe HBTs,” Master's thesis, School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia, Aug. 2005. [Online]. Available: http://hdl.handle.net/1853/7124
[23] K. Datta, J. Roderick, and H. Hashemi, “A 20 dBm Q-band SiGe class-E power amplifier with 31% peak PAE,” in Custom Integrated Circuits Conference (CICC), 2012 IEEE, Sept. 2012, pp. 1–4.
[24] K. Datta, J. Roderick, and H. Hashemi, “Analysis, design and implementation of mm-wave SiGe stacked class-E power amplifiers,” in Radio Frequency Integrated Circuits Symposium (RFIC), 2013 IEEE, June 2013, pp. 275–278.
[25] C. Grens, J. Cressler, and A. Joseph, “On common-base avalanche instabilities in SiGe HBTs,” Electron Devices, IEEE Transactions on, vol. 55, no. 6, pp. 1276–1285, June 2008.
[26] M. Acar, A. Annema, and B. Nauta, “Analytical design equations for class-E power amplifiers,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 54, no. 12, pp. 2706–2717, Dec. 2007.
[27] K. Datta and H. Hashemi, “Performance limits, design and implementation of mm-wave SiGe HBT class-E and stacked class-E power amplifiers,” accepted in Solid-State Circuits, IEEE Journal of, Sept. 2014.
[28] L. Kahn, “Single-sideband transmission by envelope elimination and restoration,” Proceedings of the IRE, vol. 40, no. 7, pp. 803–806, July 1952.
[29] F. Raab, “Intermodulation distortion in Kahn-technique transmitters,” Microwave Theory and Techniques, IEEE Transactions on, vol. 44, no. 12, pp. 2273–2278, Dec. 1996.
[30] L. Ye, J. Chen, L. Kong, E. Alon, and A. Niknejad, “Design considerations for a direct digitally modulated WLAN transmitter with integrated phase path and dynamic impedance modulation,” Solid-State Circuits, IEEE Journal of, vol. 48, no. 12, pp. 3160–3177, Dec. 2013.
[31] L. Ye, J. Chen, L. Kong, et al., “A digitally modulated 2.4 GHz WLAN transmitter with integrated phase path and dynamic load modulation in 65 nm CMOS,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, Feb. 2013, pp. 330–331.
[32] A. Ravi, P. Madoglio, M. Verhelst, et al., “A 2.5 GHz delay-based wideband OFDM outphasing modulator in 45 nm-lp CMOS,” in VLSI Circuits (VLSIC), 2011 Symposium on, June 2011, pp. 26–27.
[33] C. Presti, F. Carrara, A. Scuderi, P. Asbeck, and G. Palmisano, “A 25 dBm digitally modulated CMOS power amplifier for WCDMA/EDGE/OFDM with adaptive digital predistortion and efficient power control,” Solid-State Circuits, IEEE Journal of, vol. 44, no. 7, pp. 1883–1896, July 2009.
[34] D. Chowdhury, L. Ye, E. Alon, and A. Niknejad, “An efficient mixed-signal 2.4-GHz polar power amplifier in 65-nm CMOS technology,” Solid-State Circuits, IEEE Journal of, vol. 46, no. 8, pp. 1796–1809, Aug. 2011.
[35] A. Balteanu, I. Sarkas, E. Dacquay, et al., “A 2-bit, 24 dBm, millimeter-wave SOI CMOS power-DAC cell for watt-level high-efficiency, fully digital m-ary QAM transmitters,” Solid-State Circuits, IEEE Journal of, vol. 48, no. 5, pp. 1126–1137, May 2013.
[36] H. Chireix, “High power outphasing modulation,” Radio Engineers, Proceedings of the Institute of, vol. 23, no. 11, pp. 1370–1392, Nov. 1935.
[37] D. Cox, “Linear amplification with nonlinear components,” Communications, IEEE Transactions on, vol. 22, no. 12, pp. 1942–1945, Dec. 1974.
[38] D. Zhao, S. Kulkarni, and P. Reynaert, “A 60-GHz outphasing transmitter in 40-nm CMOS,” Solid-State Circuits, IEEE Journal of, vol. 47, no. 12, pp. 3172–3183, Dec. 2012.