Crossref Citations
This Book has been cited by the following publications. This list is generated based on data provided by Crossref.
Quan Sun
Brogna, Andrea S.
Hu-Guo, Christine
Youguang Zhang
and
Yann Hu
2008.
A low-power-consumption, supply-noise-insensitive charge pump PLL with a voltage regulator for on-chip clock generating in MAPS at STAR experiment.
p.
2032.
Zito, Domenico
2008.
On exploiting new circuit topologies for the next-generation wireless transceivers at the μ- and mm-Waves.
p.
380.
Hossain, Masum
and
Carusone, Anthony Chan
2009.
CMOS Oscillators for Clock Distribution and Injection-Locked Deskew.
IEEE Journal of Solid-State Circuits,
Vol. 44,
Issue. 8,
p.
2138.
A. AL-QUTAYRI, Mahmoud
R. AL-ARAJI, Saleh
and
Al-HUMAIDAN, Abdulrahman
2009.
Fast Switching Fractional-N Frequency Synthesizer Architecture Using TDTL.
International Journal of Communications, Network and System Sciences,
Vol. 02,
Issue. 09,
p.
879.
Zanuso, M.
Levantino, S.
Tasca, D.
Raiteri, D.
Samori, C.
and
Lacaita, A. L.
2009.
A glitch-corrector circuit for low-spur ADPLLs.
p.
595.
Tanguay, Louis-Francois
Savaria, Yvon
and
Sawan, Mohamad
2010.
A 640 µW frequency synthesizer dedicated to implantable medical microsystems in 90-nm CMOS.
p.
369.
Osmany, Sabbir A.
Herzel, Frank
and
Scheytt, J. Christoph
2010.
An Integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz Frequency Synthesizer for Software-Defined Radio Applications.
IEEE Journal of Solid-State Circuits,
Vol. 45,
Issue. 9,
p.
1657.
Herzel, F
Osmany, S A
and
Scheytt, J C
2010.
Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-$N$ PLLs.
IEEE Transactions on Circuits and Systems I: Regular Papers,
Vol. 57,
Issue. 8,
p.
1914.
Pin-En Su
and
Pamarti, Sudhakar
2010.
Mismatch Shaping Techniques to Linearize Charge Pump Errors in Fractional-$N$ PLLs.
IEEE Transactions on Circuits and Systems I: Regular Papers,
Vol. 57,
Issue. 6,
p.
1221.
Bizzarri, Federico
Brambilla, Angelo
Perticaroli, Stefano
and
Gajani, Giancarlo Storti
2011.
Noise in a phase-quadrature pulsed energy restore oscillator.
p.
465.
2011.
Advanced Frequency Synthesis by Phase Lock.
p.
277.
Brambilla, Angelo
Gruosso, Giambattista
and
Gajani, Giancarlo Storti
2011.
A Probe-Based Harmonic Balance Method to Simulate Coupled Oscillators.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 30,
Issue. 7,
p.
960.
Huang, Deping
Li, Wei
Zhou, Jin
Li, Ning
and
Chen, Jinghong
2011.
A Frequency Synthesizer With Optimally Coupled QVCO and Harmonic-Rejection SSBmixer for Multi-Standard Wireless Receiver.
IEEE Journal of Solid-State Circuits,
Vol. 46,
Issue. 6,
p.
1307.
JI, Xincun
HUANG, Fuqing
WU, Jianhui
and
SHI, Longxing
2011.
An 11.2-mW 5-GHz CMOS Frequency Synthesizer with Low Power Prescaler for Zigbee Application.
IEICE Transactions on Electronics,
Vol. E94-C,
Issue. 3,
p.
375.
Sun, Quan
Zhang, Youguang
Hu-Guo, Christine
Jaaskelainen, Kimmo
and
Hu, Yann
2011.
A Supply-Noise-Insensitive PLL in Monolithic Active Pixel Sensors.
IEEE Sensors Journal,
Vol. 11,
Issue. 10,
p.
2212.
Omran, Hesham
Sharaf, Khaled
and
Ibrahim, Magdi
2011.
A low-power digital frequency divider for system-on-a-chip applications.
p.
1.
Guermandi, Marco
Franchi, Eleonora
and
Gnudi, Antonio
2011.
On the simulation of fast settling charge pump PLLs up to fourth order.
International Journal of Circuit Theory and Applications,
Vol. 39,
Issue. 12,
p.
1257.
Hu, An
and
Chodavarapu, Vamsy P.
2011.
Linearization of oscillation frequency for integrated LC-VCO with inversion-mode varactor.
Analog Integrated Circuits and Signal Processing,
Vol. 68,
Issue. 3,
p.
307.
Wiegand, C.
Hangmann, C.
Hedayat, C.
and
Hilleringmann, U.
2011.
Modeling and simulation of arbitrary ordered nonlinear charge-pump phase-locked loops.
p.
1.
Jung, Melanie
Ferizi, Alban
Ussmueller, Thomas
Fischer, Georg
and
Weigel, Robert
2011.
A 9.7 mW 0.13 µm CMOS PLL for use in wireless sensor nodes.
p.
1.
