Hostname: page-component-76d6cb85b7-7262s Total loading time: 0 Render date: 2026-07-19T00:12:18.266Z Has data issue: false hasContentIssue false

A 1 to 32 GHz broadband multi-octave receiver for monolithic integrated vector network analyzers in SiGe technology

Published online by Cambridge University Press:  28 June 2018

Marco Dietz*
Affiliation:
Institute for Electronics Engineering, Friedrich-Alexander-University Erlangen-Nuremberg, Cauerstr. 9, 91058 Erlangen, Germany
Andreas Bauch
Affiliation:
Institute for Electronics Engineering, Friedrich-Alexander-University Erlangen-Nuremberg, Cauerstr. 9, 91058 Erlangen, Germany
Klaus Aufinger
Affiliation:
Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany
Robert Weigel
Affiliation:
Institute for Electronics Engineering, Friedrich-Alexander-University Erlangen-Nuremberg, Cauerstr. 9, 91058 Erlangen, Germany
Amelie Hagelauer
Affiliation:
Institute for Electronics Engineering, Friedrich-Alexander-University Erlangen-Nuremberg, Cauerstr. 9, 91058 Erlangen, Germany
*
Author for correspondence: Marco Dietz, E-mail: marco.dietz@fau.de
Rights & Permissions [Opens in a new window]

Abstract

A multi-octave receiver chain is presented for the use in a monolithic integrated vector network analyzer. The receiver exhibits a very wide frequency range of 1–32 GHz, where the gain meets the 3 dB-criterion. The differential receiver consists of an ultra-wideband low noise amplifier, an active mixer and an output buffer and exhibits a maximum conversion gain (CG) of 16.6 dB. The main design goal is a very flat CG over five octaves, which eases calibration of the monolithic integrated vector network analyzer. To realize variable gain functionality, without losing much input matching, an extended gain control circuit with additional feedback branch is shown. For the maximum gain level, a matching better than −10 dB is achieved between 1–28 GHz, and up to 30.5 GHz the matching is better than −8.4 dB. For both, the input matching and the gain of the LNA, the influence of the fabrication tolerances are investigated. A second gain control is implemented to improve isolation. The measured isolations between RF-to-LO and LO-to-RF are better than 30 dB and 60 dB, respectively. The LO-to-IF isolation is better than 35 dB. The noise figure of the broadband receiver is between 4.6 and 5.8 dB for 4–32 GHz and the output referred 1-dB-compression-point varies from 0.1 to 4.3 dBm from 2–32 GHz. The receiver draws a current of max. 66 mA at 3.3 V.

Information

Type
Research Papers
Copyright
Copyright © Cambridge University Press and the European Microwave Association 2018 
Figure 0

Fig. 1. Simplified representation of a 2-port VNA with 3 receiver channels based on [2, 5].

Figure 1

Fig. 2. System overview of the presented broadband receiver. It consists of a LNA and an active mixer with an integrated IF output buffer.

Figure 2

Fig. 3. Schematic of the presented LNA with the variable gain control circuit for input matching and flat gain for all gain control levels. It includes all bandwidth extension methods. Biasing is not shown here.

Figure 3

Fig. 4. Simulated influences of the different bandwidth extension methods to the gain function of the LNA. To demonstrate the impact of each method, the respective circuit part was deactivated during the simulation.

Figure 4

Fig. 5. Equivalent circuit of the input impedance zi of an EF with capacitively loaded output CL,o [7].

Figure 5

Fig. 6. Simulated influences of the different used matching methods on the magnitude of S11.

Figure 6

Fig. 7. Simulated influences of the different used matching methods including the phase. The “Cases” are named in the legend of Fig. 6.

Figure 7

Fig. 8. Monte Carlo simulation of the input matching S11 in [dB] over process- and mismatch-variations. The Monte Carlo simulation contains 1000 sweeps.

Figure 8

Fig. 9. Monte Carlo simulation of the LNA's gain S21 in [dB] over process- and mismatch-variations. The Monte Carlo simulation contains 1000 sweeps.

Figure 9

Fig. 10. Simplified schematic of the RF-Downconverter without biasing. On the right side, the IF buffer is shown.

Figure 10

Fig. 11. Chip photo of the designed broadband receiver. The outer dimensions of the fabricated stand-alone chip are 928×928 µm.

Figure 11

Fig. 12. Characteristics of the whole receiver chain. S11,Meas describes the measured input matching and SC21,Meas the measured conversion gain. Additionally, the simulated input matching S11,Simu and the simulated gain function S21,Simu are shown. Finally, the simulated Double-Side Band (DSB) noise figure NFDSB,Simu and the simulated output referred compression point OP1dBSimu are shown.

Figure 12

Fig. 13. Measurement results of input matching S11 and conversion gain SC21 for various gain control levels VGC of the CC circuit of the LNA and VGC_EF of the EF output stage of the LNA.

Figure 13

Fig. 14. Measured conversion gain SC21 for various power levels on the LO-Port.

Figure 14

Fig. 15. Measurement results of isolation between LO- and RF-Port and vice versa.

Figure 15

Fig. 16. Measurement results of isolation between LO- and IF-Port.

Figure 16

Fig. 17. Results of the simulative stability test with K-factor method of the LNA.

Figure 17

Fig. 18. Results of the simulative stability test with a differential S-Probe, at the base node of the CB transistors of the CC inside the LNA. The stability test was done from f1 = 100 MHz to f2 = 100 GHz.

Figure 18

Table 1. Comparison of the receiver chain with previous works