Hostname: page-component-77f85d65b8-8wtlm Total loading time: 0 Render date: 2026-03-28T23:18:37.102Z Has data issue: false hasContentIssue false

The Reduceron reconfigured and re-evaluated

Published online by Cambridge University Press:  10 July 2012

MATTHEW NAYLOR
Affiliation:
Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail: mfn@cs.york.ac.uk, colin@cs.york.ac.uk)
COLIN RUNCIMAN
Affiliation:
Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail: mfn@cs.york.ac.uk, colin@cs.york.ac.uk)
Rights & Permissions [Opens in a new window]

Abstract

Core share and HTML view are not available for this content. However, as you have access to this content, a full PDF is available via the 'Save PDF' action button.

A new version of a special-purpose processor for running lazy functional programs is presented. This processor – the Reduceron – exploits parallel memories and dynamic analyses to increase evaluation speed, and is implemented using reconfigurable hardware. Compared to a more conventional functional language implementation targeting a standard RISC processor running on the same reconfigurable hardware, the Reduceron offers a significant improvement in run-time performance.

Information

Type
Articles
Copyright
Copyright © Cambridge University Press 2012
Submit a response

Discussions

No Discussions have been published for this article.