Skip to main content Accessibility help
×
Hostname: page-component-848d4c4894-ndmmz Total loading time: 0 Render date: 2024-05-19T09:01:00.738Z Has data issue: false hasContentIssue false

13 - Single-track pipeline templates

Published online by Cambridge University Press:  26 February 2010

Peter A. Beerel
Affiliation:
University of Southern California
Recep O. Ozdag
Affiliation:
Fulcrum Microsystems, Calasabas Hills, California
Marcos Ferretti
Affiliation:
PST Industria Eletronica da Amazonia Ltda, Campinas, Brazil
Get access

Summary

Introduction

The single-track protocol, introduced in Chapter 2, was initially proposed by van Berkel and Blink as a communication method for bundled-data pipeline controllers. As an example, Figure 13.1 shows a single-track synchronization channel implemented with a single wire between a sender and a receiver. In this example, the sender sends a synchronization token by driving the channel wire high and the receiver detects the token and resets the channel by resetting the wire low. This is then detected by the sender, which may send a second token by raising the channel wire high again and thus repeating the entire handshaking process. An alternative form of this protocol is also possible in which the sender drives the communication wire low and the receiver drives it high.

Unlike other two-phase protocols, the single-track protocol returns the communication wire to its initial state. This enables single-track templates to react to only one type of transition, avoiding the need for the complex PMOS transistor networks that are a source of area and power inefficiencies for templates that use two-phase transition signaling, i.e. a non-return-to-zero protocol. Moreover, compared with four-phase protocols the single-track protocol has fewer wire transitions, only two instead of four, to complete a handshake, leading to improved power consumption per transmitted bit. Finally, because this protocol does not use an acknowledge wire it requires fewer wires than protocols that use distinct request and acknowledge wires.

Type
Chapter
Information
Publisher: Cambridge University Press
Print publication year: 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

Rabaey, J. M., Digital Integrated Circuits, Prentice Hall Electronics and VLSI Series, 1996.
Berkel, K. and Bink, A., “Single-track handshaking signaling with application to micropipelines and handshake circuits,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, March 1996, pp. 122–133.
Sutherland, I. E. and Fairbanks, S., “GasP: a minimal FIFO control,” in Proc. ASYNC, 2001, pp. 46–53.
Ebergen, J. C., Gainsley, J., Lexau, J. K., and Sutherland, I. E., “GasP control for domino circuits,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 2005, pp. 12–22.
Ebergen, J., “Squaring the FIFO in GasP,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, March 2001, pp. 194–205.
Ferretti, M. and Beerel, P., “Asynchronous 1-of-n logic using single-track protocol,” Dept of Electrical Engineering – Systems, University of Southern California, CENG Technical Report No. 01–03, 2001.
Ferretti, M., “Single-track asynchronous pipeline template,” Ph.D. thesis, University of Southern California, 2004.
Ferretti, M., Ozdag, R., and Beerel, P., “High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 2004, pp. 95–105.
Ferretti, M. and Beerel, P. A., “High performance asynchronous design using single-track full-buffer standard cells,”IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1444–1454, June 2006.CrossRefGoogle Scholar
Ferretti, M. and Beerel, P. A., “Single-track asynchronous pipeline templates using 1-of-N encoding,” in Proc. Conf. on Design, Automation and Test in Europe (DATE), March 2002, pp. 1008–1015.
Golani, P. and Beerel, P. A., “Back annotation in high speed asynchronous design,” in Proc. PATMOS 2005, September 2005, pp. 256–261.
Golani, P. and Beerel, P. A., “High-performance noise-robust standard-cell asynchronous library,” in Proc. IEEE Computer Society Annual Symp. on VLSI, March 2006, pp. 256–261.
Goldovsky, A., Kolagotla, R., Nicol, C. J., and Besz, M., “A 1.0-nsec 32-bit tree adder in 0.25-mm static CMOS,” in Proc. 42nd IEEE Midwest Symp. on Circuits and Systems, vol. 2, no. 4, pp. 608–612, 1999.Google Scholar
Goldovsky, A., Srinivas, H. R., Kolagotla, R., and Hengst, R., “A folded 32-bit prefix tree adder in 0.16-mm static CMOS,” in Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, vol. 2, no. 4, pp. 368–373, August 2000.
,USC Asynchronous CAD/VLSI Group, “Asynchronous CMOS single-track full-buffer standard cell library for TSMC 0.25 μm,” MOSIS Educational Program, http://www.mosis.org/MEP/, Revision 0.3, June 2004.
Lines, A. M., “Pipelined asynchronous circuits,” Master's thesis, California Institute of Technology, June 1995.
Lines, A., “Nexus: an asynchronous crossbass interconnect for synchronous system-on-chip designs,” in Proc. 11th Symposium on High Performance Interconnects, August 2003, pp. 2–9.
Martin, A. J., Lines, A., Manohar, R., et al., “The design of an asynchronous MIPS R3000 microprocessor,” in Proc. Advanced Research in VLSI, September 1997, pp. 164–181.
Martin, A. J., “Towards an energy complexity of computation,”Information Processing Lett., vol. 77, pp. 181–187, 2001.CrossRefGoogle Scholar
Nyström, M., “Asynchronous pulse logic,” Ph.D. thesis, California Institute of Technology, 2001.Google Scholar
Nyström, M. and Martin, A., Asynchronous Pulse Logic, Kluwer Academic, 2002.Google Scholar
Nyström, M., Ou, E., and Martin, A., “An 8-bit digital divider implemented in asynchronous pulse logic,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 2004, pp. 229–239.
Ozdag, R. and Beerel, P., “A channel based asynchronous low power high performance standard-cell based sequential decoder implemented with QDI templates,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 2004, pp. 187–197.
Ozdag, R. O., “Template-based asynchronous circuit design,” Ph.D. thesis, University of Southern California, 2004.Google Scholar
Teifel, J., Fang, D., Biermann, D., Kelly, C., and Manohar, R., “Energy-efficient pipelines,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 2002, pp. 23–33.
Sparso, J. and Furber, S., Principles of Asynchronous Circuits Design – A System Perspective, Kluwer Academic, 2001.CrossRefGoogle Scholar
Synopsys, Liberty User Guide, vols. 1 and 2, version 2003.10, October 2003.
Joshi, P., Beerel, P., Gainsley, J., Sutherland, I., and Roncken, M.. Static timing analysis of single track circuits. Design Automation Conference, User Track Poster.
Joshi, P., Static Timing Analysis of GasP. M.S. Thesis, Dec. 2008.

Save book to Kindle

To save this book to your Kindle, first ensure coreplatform@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about saving to your Kindle.

Note you can select to save to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Available formats
×

Save book to Dropbox

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Dropbox.

Available formats
×

Save book to Google Drive

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Google Drive.

Available formats
×