Syntax-directed translation

Peter A. Beerel; Recep O. Ozdag; Marcos Ferretti

doi:10.1017/CBO9780511674730.010

10 - Syntax-directed translation

Published online by Cambridge University Press: 26 February 2010

Peter A. Beerel ,

Recep O. Ozdag and

Marcos Ferretti

Show author details

Peter A. Beerel: Affiliation:
University of Southern California
Recep O. Ozdag: Affiliation:
Fulcrum Microsystems, Calasabas Hills, California
Marcos Ferretti: Affiliation:
PST Industria Eletronica da Amazonia Ltda, Campinas, Brazil

Book contents

Get access

Summary

As discussed in Chapter 3, a common means of describing asynchronous design is with a high-level language that includes primitives for communication along channels, as described in Hoare's Communicating Sequential Processes. Syntax-directed translation is a synthesis process that generates an asynchronous circuit from such a high-level language specification by translating each language construct in the specification into a hardware component. Thus the structure of the circuit corresponds closely to the syntax of its program specification.

Phillips pioneered this approach in the early 1990s with the development of the Tangram language and compiler. An intermediate set of components called handshake circuits formed the building blocks of Tangram implementations. Initially, quasi-delay-insensitive (QDI) versions of each handshake component were developed and, subsequently, single-rail versions; these were faster, smaller, and consumed significantly lower power. This approach, referred to as VLSI programming, has been commercialized by an offshoot of Phillips called Handshake Solutions. A similar language and academic synthesis tool called Balsa has been developed by Manchester University.

The benefit of the syntax-directed approach is that it provides a tighter connection between the input language and the resulting circuits. Designers can easily map circuit bottlenecks back to the circuit design and improve the language-level specification, quickly exploring the design space by altering parallelism, pipelining, and resource sharing. The perceived disadvantage with the syntax-directed approach is the lack of optimality. However, peephole optimizations, akin to compiler optimizations, can identify common handshake circuit structures and replace them where necessary with known efficient implementations.

Information

Type: Chapter
Information: A Designer's Guide to Asynchronous VLSI , pp. 172 - 199

DOI: https://doi.org/10.1017/CBO9780511674730.010 [Opens in a new window]

Publisher: Cambridge University Press

Print publication year: 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Book purchase

Temporarily unavailable

References

Hoare, C. A. R., Communicating Sequential Processes, Prentice-Hall, 1985.Google Scholar

Hoare, C. A. R., “Communicating sequential processes,”Commun. ACM, vol. 21, no. 8, pp. 666–677, August 1978.CrossRef Google Scholar

Martin, A. J., “Programming in VLSI: from communicating processes to self-timed VLSI circuits,” in Proc. UT Year of Programming Institute on Concurrent Programming, March 1987, Addison-Wesley, 1991.Google Scholar

Kessels, J. and Peeters, A., “DESCALE: a design experiment for a smart card application consuming low energy,” in Principles of Asynchronous Circuit Design, A Systems Perspective, Sparso, J. and Furber, S., eds., Kluwer Academic, 2001.Google Scholar

Berkel, K., Huberts, F., Peeters, A., “Stretching quasi delay insensitivity by means of extended isochronic forks,” in Proc. 2nd Working Conf. on Asynchronous Design Methodologies, May 1995, pp. 99–106.

Weste, N. and Harris, D., CMOS VLSI Design, A Circuits and Systems Perspective (3rd Edition), Addison Wesley, 2005.Google Scholar

Rabaey, J. M., Digital Integrated Circuits – A Design Perspective, Prentice-Hall, 1996.Google Scholar

Seitz, C. L., “System timing,” in Introduction to VLSI Systems, Mead, C. A. and Conway, L. A., eds., Addison-Wesley, 1980.Google Scholar

Kessels, J. and Peeters, A., “The Tangram framework: asynchronous circuits for low power,” in Proc. Asia and South Pacific Design Automation Conf., pp. 255–260, February 2001.

Berkel, K., Kessels, J., Roncken, M., Saeijs, R., and Schalij, F., “The VLSI-programming language Tangram and its translation into handshake circuits,” in Proc. European Conf. on Design Automation (EDAC), 1991, pp. 384–389.

Berkel, K., Handshake Circuits: an Asynchronous Architecture for VLSI Programming, International Series on Parallel Computation, vol. 5, Cambridge University Press, 1993.Google Scholar

Berkel, K., Burgess, R., Kessels, J., Roncken, M., Schalij, F., and Peeters, A., “Asynchronous circuits for low power: a DCC error corrector,”IEEE Design & Test of Computers, vol. 11, no. 2, Summer 1994. pp. 22–32.CrossRef Google Scholar

Gageldonk, H., Berkel, K., Peeters, A., Baumann, D., Gloor, D., and Stegmann, G., “An asynchronous low-power 80C51 microcontroller,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 1998, pp. 96–107.

Peeters, A. and Berkel, K., “Single-rail handshake circuits,” in Proc. 2nd Working Conf. on Asynchronous Design Methodologies, May 1995, pp. 53–62.CrossRef Google Scholar

Berkel, K., Burgess, R., Kessels, J., et al., “A single-rail re-implementation of a DCC error detector using a generic standard-cell library,” in Proc. 2nd Working Conf. on Asynchronous Design Methodologies, May 1995, pp. 72–79.

Peeters, A. M. G., “Single-rail handshake circuits,” Ph.D. thesis, Eindhoven University of Technology, 1996.Google Scholar

Bardsley, A. and Edwards, D. A., “The Balsa asynchronous circuit synthesis system,” in Proc. Forum on Design Languages, September 2000.

Bardsley, A. and Edwards, D. A., “Synthesizing an asynchronous DMA controller with Balsa,”J. Systems Architecture, vol. 46, pp. 1309–1319, 2000.CrossRef Google Scholar

Bardsley, A., “Implementing Balsa handshake circuits,” Ph.D. thesis, Department of Computer Science, University of Manchester, 2000.Google Scholar

Toms, W. D., “Synthesis of QDI datapath circuits,” Ph.D. thesis, Department of Computer Science, University of Manchester, February 2006.Google Scholar

Toms, W. B. and Edwards, D. A., “Efficient synthesis of speed-independent combinational logic circuits,” in Proc 10th Asia and South Pacific Design Automation Conf., 2005, pp. 1022–1026.Google Scholar

Peeters, A. and Wit, M., “The HASTE manual, version 3.0,” Handshake Solutions, www.handshakesolutions.com, 2007.

Plana, L. and Nowick, S. M., “Concurrency-oriented optimization for low-power asynchronous systems,” in Proc. 1996 Int. Symp. on Low Power Electronics and Design, August 1996, pp. 151–156.

Beerel, P. A. and Meng, T. H.-Y., “Semi-modularity and testability of speed-independent circuits,”Integration, VLSI J., vol. 13, no. 3, pp. 301–322, 1992.CrossRef Google Scholar

DasGupta, S., Goel, P., Walther, R., and Williams, T., “A variation of LSSD and its implications on design and test pattern generation in VLSI,” in Proc. IEEE Test Conf., 1982.

Berkel, K., Peeters, A. and Beest, F. Te, “Adding synchronous and LSSD modes to asynchronous circuits,” in Proc. 8th Int. Symp. on Asynchronous Circuits and Systems, April 2002, pp. 161–170.

Beest, F. Te, Peeters, A., Verra, M., Berkel, K. and Kerkhoff, H., “Automatic scan insertion and test generation for asynchronous circuits,” in Proc. Int. Test Conf. 2002 (ITC'02), p. 804.

Beest, F. Te and Peeters, A., “A multiplexer based test method for self-timed circuits,” in Proc. 11th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2005), March 2005, pp. 166–175.

Roncken, M., “Defect-oriented testability for asynchronous ICs,”Proc. IEEE, vol. 87, February 1999, pp. 363–375.CrossRef Google Scholar

Roncken, M., “Partial scan test for asynchronous circuits illustrated on a DCC error corrector,” in Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, 1994, pp. 247–256.

Roncken, M., Aarts, E., and Verhaegh, W., “Optimal scan for pipelined testing: an asynchronous foundation”, in Proc. Int. Test Conf., October 1996, pp. 215–224.

Bailey, A. and Josephs, M. B., “Sequencer circuits for VLSI programming,” in Proc. 2nd Working Conf. on Asynchronous Design Methodologies, 1995.

Verhoeff, T., “Z Specification for DCC error decoder,” Technical Report, Eindhoven University of Technology, 1993.

,Handshake Solutions website, http://www.handshakesolutions.com.

Accessibility standard: Unknown

Accessibility compliance for the PDF of this book is currently unknown and may be updated in the future.